



Welcome to **E-XFL.COM**

Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs


| Details | |
|---------------------------------|--|
| Product Status | Obsolete |
| Programmable Type | In System Programmable |
| Delay Time tpd(1) Max | 7.5 ns |
| Voltage Supply - Internal | 3V ~ 3.6V |
| Number of Logic Elements/Blocks | 16 |
| Number of Macrocells | 256 |
| Number of Gates | 5000 |
| Number of I/O | 84 |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-TQFP |
| Supplier Device Package | 100-TQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/epm7256aeti100-7n |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Figure 4. MAX 7000A Parallel Expanders

Unused product terms in a macrocell can be allocated to a neighboring macrocell.



Programmable Interconnect Array


Logic is routed between LABs on the PIA. This global bus is a programmable path that connects any signal source to any destination on the device. All MAX 7000A dedicated inputs, I/O pins, and macrocell outputs feed the PIA, which makes the signals available throughout the entire device. Only the signals required by each LAB are actually routed from the PIA into the LAB. Figure 5 shows how the PIA signals are routed into the LAB. An EEPROM cell controls one input to a 2-input AND gate, which selects a PIA signal to drive into the LAB.

SameFrame Pin-Outs

MAX 7000A devices support the SameFrame pin-out feature for FineLine BGA packages. The SameFrame pin-out feature is the arrangement of balls on FineLine BGA packages such that the lower-ball-count packages form a subset of the higher-ball-count packages. SameFrame pin-outs provide the flexibility to migrate not only from device to device within the same package, but also from one package to another. A given printed circuit board (PCB) layout can support multiple device density/package combinations. For example, a single board layout can support a range of devices from an EPM7128AE device in a 100-pin FineLine BGA package to an EPM7512AE device in a 256-pin FineLine BGA package.

The Altera design software provides support to design PCBs with SameFrame pin-out devices. Devices can be defined for present and future use. The software generates pin-outs describing how to lay out a board to take advantage of this migration (see Figure 7).

Figure 7. SameFrame Pin-Out Example



100-Pin FineLine BGA Package (Reduced I/O Count or Logic Requirements) 256-Pin FineLine BGA Package (Increased I/O Count or Logic Requirements)

In-System Programmability

MAX 7000A devices can be programmed in-system via an industry-standard 4-pin IEEE Std. 1149.1 (JTAG) interface. ISP offers quick, efficient iterations during design development and debugging cycles. The MAX 7000A architecture internally generates the high programming voltages required to program EEPROM cells, allowing in-system programming with only a single 3.3-V power supply. During in-system programming, the I/O pins are tri-stated and weakly pulled-up to eliminate board conflicts. The pull-up value is nominally 50 k Ω .

MAX 7000AE devices have an enhanced ISP algorithm for faster programming. These devices also offer an ISP_Done bit that provides safe operation when in-system programming is interrupted. This ISP_Done bit, which is the last bit programmed, prevents all I/O pins from driving until the bit is programmed. This feature is only available in EPM7032AE, EPM7064AE, EPM7128AE, EPM7256AE, and EPM7512AE devices.

ISP simplifies the manufacturing flow by allowing devices to be mounted on a PCB with standard pick-and-place equipment before they are programmed. MAX 7000A devices can be programmed by downloading the information via in-circuit testers, embedded processors, the Altera MasterBlaster serial/USB communications cable, ByteBlasterMV parallel port download cable, and BitBlaster serial download cable. Programming the devices after they are placed on the board eliminates lead damage on high-pin-count packages (e.g., QFP packages) due to device handling. MAX 7000A devices can be reprogrammed after a system has already shipped to the field. For example, product upgrades can be performed in the field via software or modem.

In-system programming can be accomplished with either an adaptive or constant algorithm. An adaptive algorithm reads information from the unit and adapts subsequent programming steps to achieve the fastest possible programming time for that unit. A constant algorithm uses a predefined (non-adaptive) programming sequence that does not take advantage of adaptive algorithm programming time improvements. Some in-circuit testers cannot program using an adaptive algorithm. Therefore, a constant algorithm must be used. MAX 7000AE devices can be programmed with either an adaptive or constant (non-adaptive) algorithm. EPM7128A and EPM7256A device can only be programmed with an adaptive algorithm; users programming these two devices on platforms that cannot use an adaptive algorithm should use EPM7128AE and EPM7256AE devices.

The Jam Standard Test and Programming Language (STAPL), JEDEC standard JESD 71, can be used to program MAX 7000A devices with incircuit testers, PCs, or embedded processors.

| Table 7. MAX 70 | 000A Stand | d-Alone Ve | erification | Times for | Different T | est Clock F | requencies | 3 | |
|-----------------|------------|------------|-------------|-----------|-------------|-------------|------------|--------|-------|
| Device | | | | 1 | TCK | | | | Units |
| | 10 MHz | 5 MHz | 2 MHz | 1 MHz | 500 kHz | 200 kHz | 100 kHz | 50 kHz | |
| EPM7032AE | 0.00 | 0.01 | 0.01 | 0.02 | 0.04 | 0.09 | 0.18 | 0.36 | s |
| EPM7064AE | 0.01 | 0.01 | 0.02 | 0.04 | 0.07 | 0.18 | 0.35 | 0.70 | S |
| EPM7128AE | 0.01 | 0.02 | 0.04 | 0.07 | 0.14 | 0.34 | 0.68 | 1.36 | S |
| EPM7256AE | 0.02 | 0.03 | 0.08 | 0.15 | 0.30 | 0.75 | 1.49 | 2.98 | S |
| EPM7512AE | 0.03 | 0.06 | 0.15 | 0.30 | 0.60 | 1.49 | 2.97 | 5.94 | S |
| EPM7128A (1) | 0.08 | 0.14 | 0.29 | 0.56 | 1.09 | 2.67 | 5.31 | 10.59 | S |
| EPM7256A (1) | 0.13 | 0.24 | 0.54 | 1.06 | 2.08 | 5.15 | 10.27 | 20.51 | S |

Note to tables:

(1) EPM7128A and EPM7256A devices can only be programmed with an adaptive algorithm; users programming these two devices on platforms that cannot use an adaptive algorithm should use EPM7128AE and EPM7256AE devices.

Programming with External Hardware

MAX 7000A devices can be programmed on Windows-based PCs with an Altera Logic Programmer card, the MPU, and the appropriate device adapter. The MPU performs continuity checks to ensure adequate electrical contact between the adapter and the device.



For more information, see the *Altera Programming Hardware Data Sheet*.

The Altera software can use text- or waveform-format test vectors created with the Altera Text Editor or Waveform Editor to test the programmed device. For added design verification, designers can perform functional testing to compare the functional device behavior with the results of simulation.

Data I/O, BP Microsystems, and other programming hardware manufacturers provide programming support for Altera devices.



For more information, see *Programming Hardware Manufacturers*.

IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

MAX 7000A devices include the JTAG BST circuitry defined by IEEE Std. 1149.1. Table 8 describes the JTAG instructions supported by MAX 7000A devices. The pin-out tables, available from the Altera web site (http://www.altera.com), show the location of the JTAG control pins for each device. If the JTAG interface is not required, the JTAG pins are available as user I/O pins.

| Table 8. MAX 7000A | JTAG Instructions |
|--------------------|--|
| JTAG Instruction | Description |
| SAMPLE/PRELOAD | Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern output at the device pins |
| EXTEST | Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins |
| BYPASS | Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through a selected device to adjacent devices during normal device operation |
| IDCODE | Selects the IDCODE register and places it between the TDI and TDO pins, allowing the IDCODE to be serially shifted out of TDO |
| USERCODE | Selects the 32-bit USERCODE register and places it between the TDI and TDO pins, allowing the USERCODE value to be shifted out of TDO. The USERCODE instruction is available for MAX 7000AE devices only |
| UESCODE | These instructions select the user electronic signature (UESCODE) and allow the UESCODE to be shifted out of TDO. UESCODE instructions are available for EPM7128A and EPM7256A devices only. |
| ISP Instructions | These instructions are used when programming MAX 7000A devices via the JTAG ports with the MasterBlaster, ByteBlasterMV, or BitBlaster download cable, or using a Jam STAPL File, JBC File, or SVF File via an embedded processor or test equipment. |




Figure 8 shows timing information for the JTAG signals.

Table 11 shows the JTAG timing parameters and values for MAX 7000A devices.

| Table 1 | 1. JTAG Timing Parameters & Values for MAX 70 | 000A De | vices No | ote (1) |
|-------------------|--|---------|----------|---------|
| Symbol | Parameter | Min | Max | Unit |
| t _{JCP} | TCK clock period | 100 | | ns |
| t _{JCH} | TCK clock high time | 50 | | ns |
| t _{JCL} | TCK clock low time | 50 | | ns |
| t _{JPSU} | JTAG port setup time | 20 | | ns |
| t _{JPH} | JTAG port hold time | 45 | | ns |
| t _{JPCO} | JTAG port clock to output | | 25 | ns |
| t _{JPZX} | JTAG port high impedance to valid output | | 25 | ns |
| t _{JPXZ} | JTAG port valid output to high impedance | | 25 | ns |
| t _{JSSU} | Capture register setup time | 20 | | ns |
| t _{JSH} | Capture register hold time | 45 | | ns |
| t _{JSCO} | Update register clock to output | | 25 | ns |
| t _{JSZX} | Update register high impedance to valid output | | 25 | ns |
| t _{JSXZ} | Update register valid output to high impedance | | 25 | ns |


Note:

⁽¹⁾ Timing parameters shown in this table apply for all specified VCCIO levels.

| Symbol | Parameter | Conditions | Min | Max | Unit |
|------------------|--------------------------------------|--|-------------------------|------|------|
| V _{IH} | High-level input voltage | | 1.7 | 5.75 | V |
| V _{IL} | Low-level input voltage | | -0.5 | 0.8 | V |
| V _{OH} | 3.3-V high-level TTL output voltage | $I_{OH} = -8 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V}$ (7) | 2.4 | | V |
| | 3.3-V high-level CMOS output voltage | $I_{OH} = -0.1 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V}$ (7) | V _{CCIO} – 0.2 | | V |
| | 2.5-V high-level output voltage | $I_{OH} = -100 \mu A DC, V_{CCIO} = 2.30 V$ (7) | 2.1 | | V |
| | | I _{OH} = -1 mA DC, V _{CCIO} = 2.30 V (7) | 2.0 | | V |
| | | $I_{OH} = -2 \text{ mA DC}, V_{CCIO} = 2.30 \text{ V } (7)$ | 1.7 | | V |
| 0_ | 3.3-V low-level TTL output voltage | $I_{OL} = 8 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V } (8)$ | | 0.45 | V |
| | 3.3-V low-level CMOS output voltage | $I_{OL} = 0.1 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V } (8)$ | | 0.2 | V |
| | 2.5-V low-level output voltage | $I_{OL} = 100 \mu A DC, V_{CCIO} = 2.30 V (8)$ | | 0.2 | V |
| | | I _{OL} = 1 mA DC, V _{CCIO} = 2.30 V (8) | | 0.4 | V |
| | | I _{OL} = 2 mA DC, V _{CCIO} = 2.30 V (8) | | 0.7 | V |
| կ | Input leakage current | $V_I = -0.5 \text{ to } 5.5 \text{ V } (9)$ | -10 | 10 | μΑ |
| I _{OZ} | Tri-state output off-state current | V _I = -0.5 to 5.5 V (9) | -10 | 10 | μΑ |
| R _{ISP} | Value of I/O pin pull-up resistor | V _{CCIO} = 3.0 to 3.6 V (10) | 20 | 50 | kΩ |
| | during in-system programming | V _{CCIO} = 2.3 to 2.7 V (10) | 30 | 80 | kΩ |
| | or during power-up | V _{CCIO} = 2.3 to 3.6 V (11) | 20 | 74 | kΩ |

| Table 1 | 6. MAX 7000A Device Capacital | nce Note (12) | | | | | | |
|------------------|-------------------------------|-------------------------------------|--|---|----|--|--|--|
| Symbol | Parameter | Parameter Conditions Min Max Unit | | | | | | |
| C _{IN} | Input pin capacitance | V _{IN} = 0 V, f = 1.0 MHz | | 8 | pF | | | |
| C _{I/O} | I/O pin capacitance | V _{OUT} = 0 V, f = 1.0 MHz | | 8 | pF | | | |

Figure 11. MAX 7000A Timing Model




The timing characteristics of any signal path can be derived from the timing model and parameters of a particular device. External timing parameters, which represent pin-to-pin timing delays, can be calculated as the sum of internal parameters. Figure 12 shows the timing relationship between internal and external delay parameters.



See Application Note 94 (Understanding MAX 7000 Timing) for more information.

Figure 12. MAX 7000A Switching Waveforms

 t_R & t_F < 2 ns. Inputs are driven at 3 V for a logic high and 0 V for a logic low. All timing characteristics are measured at 1.5 V.



| Symbol | Parameter | Conditions | Speed Grade | | | | | | | | |
|-------------------|--|-------------------|-------------|-----|-------|-----|-------|------|-----|--|--|
| | | | -4 | 4 | - | 7 | -10 | | | | |
| | | | Min | Max | Min | Max | Min | Max | | | |
| t _{PD1} | Input to non- registered output | C1 = 35 pF (2) | | 4.5 | | 7.5 | | 10.0 | ns | | |
| t _{PD2} | I/O input to non- registered output | C1 = 35 pF (2) | | 4.5 | | 7.5 | | 10.0 | ns | | |
| t _{SU} | Global clock setup time | (2) | 2.8 | | 4.7 | | 6.2 | | ns | | |
| t _H | Global clock hold time | (2) | 0.0 | | 0.0 | | 0.0 | | ns | | |
| t _{FSU} | Global clock setup time of fast input | | 2.5 | | 3.0 | | 3.0 | | ns | | |
| t _{FH} | Global clock hold time of fast input | | 0.0 | | 0.0 | | 0.0 | | ns | | |
| t _{CO1} | Global clock to output delay | C1 = 35 pF | 1.0 | 3.1 | 1.0 | 5.1 | 1.0 | 7.0 | ns | | |
| t _{CH} | Global clock high time | | 2.0 | | 3.0 | | 4.0 | | ns | | |
| t _{CL} | Global clock low time | | 2.0 | | 3.0 | | 4.0 | | ns | | |
| t _{ASU} | Array clock setup time | (2) | 1.6 | | 2.6 | | 3.6 | | ns | | |
| t _{AH} | Array clock hold time | (2) | 0.3 | | 0.4 | | 0.6 | | ns | | |
| t _{ACO1} | Array clock to output delay | C1 = 35 pF (2) | 1.0 | 4.3 | 1.0 | 7.2 | 1.0 | 9.6 | ns | | |
| t _{ACH} | Array clock high time | | 2.0 | | 3.0 | | 4.0 | | ns | | |
| t _{ACL} | Array clock low time | | 2.0 | | 3.0 | | 4.0 | | ns | | |
| t _{CPPW} | Minimum pulse width for clear and preset | (3) | 2.0 | | 3.0 | | 4.0 | | ns | | |
| t _{CNT} | Minimum global clock period | (2) | | 4.5 | | 7.4 | | 10.0 | ns | | |
| f _{CNT} | Maximum internal global clock frequency | (2), (4) | 222.2 | | 135.1 | | 100.0 | | MHz | | |
| t _{ACNT} | Minimum array clock period | (2) | | 4.5 | | 7.4 | | 10.0 | ns | | |
| f _{ACNT} | Maximum internal array clock frequency | (2), (4) | 222.2 | | 135.1 | | 100.0 | | MHz | | |

| Symbol | Parameter | Conditions | Speed Grade | | | | | | |
|-------------------|---|-------------------|-------------|-----|-----|-----|-----|------|----|
| | | | - | 4 | | -7 | | 10 | |
| | | | Min | Max | Min | Max | Min | Max | |
| t _{IN} | Input pad and buffer delay | | | 0.6 | | 1.1 | | 1.4 | ns |
| t _{IO} | I/O input pad and buffer delay | | | 0.6 | | 1.1 | | 1.4 | ns |
| t _{FIN} | Fast input delay | | | 2.5 | | 3.0 | | 3.7 | ns |
| t _{SEXP} | Shared expander delay | | | 1.8 | | 3.0 | | 3.9 | ns |
| t_{PEXP} | Parallel expander delay | | | 0.4 | | 0.7 | | 0.9 | ns |
| t_{LAD} | Logic array delay | | | 1.5 | | 2.5 | | 3.2 | ns |
| t _{LAC} | Logic control array delay | | | 0.6 | | 1.0 | | 1.2 | ns |
| t _{IOE} | Internal output enable delay | | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{OD1} | Output buffer and pad delay, slow slew rate = off V _{CCIO} = 3.3 V | C1 = 35 pF | | 0.8 | | 1.3 | | 1.8 | ns |
| t _{OD2} | Output buffer and pad delay, slow slew rate = off V _{CCIO} = 2.5 V | C1 = 35 pF (5) | | 1.3 | | 1.8 | | 2.3 | ns |
| t _{OD3} | Output buffer and pad delay, slow slew rate = on V _{CCIO} = 2.5 V or 3.3 V | C1 = 35 pF | | 5.8 | | 6.3 | | 6.8 | ns |
| t _{ZX1} | Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 \text{ V}$ | C1 = 35 pF | | 4.0 | | 4.0 | | 5.0 | ns |
| t _{ZX2} | Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 \text{ V}$ | C1 = 35 pF (5) | | 4.5 | | 4.5 | | 5.5 | ns |
| t _{ZX3} | Output buffer enable delay, slow slew rate = on V _{CCIO} = 3.3 V | C1 = 35 pF | | 9.0 | | 9.0 | | 10.0 | ns |
| t_{XZ} | Output buffer disable delay | C1 = 5 pF | | 4.0 | | 4.0 | | 5.0 | ns |
| t _{SU} | Register setup time | | 1.3 | | 2.0 | | 2.9 | | ns |
| t _H | Register hold time | | 0.6 | | 1.0 | | 1.3 | | ns |
| t _{FSU} | Register setup time of fast input | | 1.0 | | 1.5 | | 1.5 | | ns |
| t _{FH} | Register hold time of fast input | | 1.5 | | 1.5 | | 1.5 | | ns |
| t_{RD} | Register delay | | | 0.7 | | 1.2 | | 1.6 | ns |
| t _{COMB} | Combinatorial delay | | | 0.6 | | 0.9 | | 1.3 | ns |
| t _{IC} | Array clock delay | | | 1.2 | | 1.9 | | 2.5 | ns |

| Table 20 | D. EPM7064AE Internal Ti | ming Parameters (| Part 2 o | f 2) | Note (1) | | | | |
|-------------------|--------------------------|-------------------|----------|-----------|----------|-------|-----|-----|------|
| Symbol | Parameter | Conditions | | | Speed | Grade | | | Unit |
| | | | - | -4 -7 -10 | | | | | |
| | | | Min | Max | Min | Max | Min | Max | |
| t _{EN} | Register enable time | | | 0.6 | | 1.0 | | 1.2 | ns |
| t _{GLOB} | Global control delay | | | 1.0 | | 1.5 | | 2.2 | ns |
| t _{PRE} | Register preset time | | | 1.3 | | 2.1 | | 2.9 | ns |
| t _{CLR} | Register clear time | | | 1.3 | | 2.1 | | 2.9 | ns |
| t_{PIA} | PIA delay | (2) | | 1.0 | | 1.7 | | 2.3 | ns |
| t_{LPA} | Low-power adder | (6) | | 3.5 | | 4.0 | | 5.0 | ns |

| Symbol | Parameter | Conditions | | | Speed | Grade | | | Unit |
|------------------|----------------------|------------|-----|-----|-------|-------|-----|-----|------|
| | | | - | -5 | | -7 | | 10 | |
| | | | Min | Max | Min | Max | Min | Max | |
| t _{EN} | Register enable time | | | 0.7 | | 1.0 | | 1.3 | ns |
| t_{GLOB} | Global control delay | | | 1.1 | | 1.6 | | 2.0 | ns |
| t _{PRE} | Register preset time | | | 1.4 | | 2.0 | | 2.7 | ns |
| t _{CLR} | Register clear time | | | 1.4 | | 2.0 | | 2.7 | ns |
| t_{PIA} | PIA delay | (2) | | 1.4 | | 2.0 | | 2.6 | ns |
| t_{LPA} | Low-power adder | (6) | | 4.0 | | 4.0 | | 5.0 | ns |

| Symbol | Parameter | Conditions | Speed Grade | | | | | | | | |
|-------------------|--|-------------------|-------------|-----|-------|-----|------|------|-----|--|--|
| | | | -! | 5 | - | 7 | -10 | | | | |
| | | | Min | Max | Min | Max | Min | Max | Ē | | |
| t _{PD1} | Input to non- registered output | C1 = 35 pF (2) | | 5.5 | | 7.5 | | 10 | ns | | |
| t _{PD2} | I/O input to non- registered output | C1 = 35 pF (2) | | 5.5 | | 7.5 | | 10 | ns | | |
| t _{SU} | Global clock setup time | (2) | 3.9 | | 5.2 | | 6.9 | | ns | | |
| t _H | Global clock hold time | (2) | 0.0 | | 0.0 | | 0.0 | | ns | | |
| t _{FSU} | Global clock setup time of fast input | | 2.5 | | 3.0 | | 3.0 | | ns | | |
| t _{FH} | Global clock hold time of fast input | | 0.0 | | 0.0 | | 0.0 | | ns | | |
| t _{CO1} | Global clock to output delay | C1 = 35 pF | 1.0 | 3.5 | 1.0 | 4.8 | 1.0 | 6.4 | ns | | |
| t _{CH} | Global clock high time | | 2.0 | | 3.0 | | 4.0 | | ns | | |
| t _{CL} | Global clock low time | | 2.0 | | 3.0 | | 4.0 | | ns | | |
| t _{ASU} | Array clock setup time | (2) | 2.0 | | 2.7 | | 3.6 | | ns | | |
| t _{AH} | Array clock hold time | (2) | 0.2 | | 0.3 | | 0.5 | | ns | | |
| t _{ACO1} | Array clock to output delay | C1 = 35 pF (2) | 1.0 | 5.4 | 1.0 | 7.3 | 1.0 | 9.7 | ns | | |
| t _{ACH} | Array clock high time | | 2.0 | | 3.0 | | 4.0 | | ns | | |
| t _{ACL} | Array clock low time | | 2.0 | | 3.0 | | 4.0 | | ns | | |
| t _{CPPW} | Minimum pulse width for clear and preset | (3) | 2.0 | | 3.0 | | 4.0 | | ns | | |
| t _{CNT} | Minimum global clock period | (2) | | 5.8 | | 7.9 | | 10.5 | ns | | |
| f _{CNT} | Maximum internal global clock frequency | (2), (4) | 172.4 | | 126.6 | | 95.2 | | MHz | | |
| t _{ACNT} | Minimum array clock period | (2) | | 5.8 | | 7.9 | | 10.5 | ns | | |
| f _{ACNT} | Maximum internal array clock frequency | (2), (4) | 172.4 | | 126.6 | | 95.2 | | MHz | | |

| Symbol | Parameter | Conditions | Speed Grade | | | | | | | | |
|-------------------|--|-------------------|-------------|-----|-------|-----|------|------|------|------|-----|
| | | | -1 | -6 | | -7 | | 10 | -1 | 12 | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | |
| t _{PD1} | Input to non-registered output | C1 = 35 pF (2) | | 6.0 | | 7.5 | | 10.0 | | 12.0 | ns |
| t _{PD2} | I/O input to non- registered output | C1 = 35 pF (2) | | 6.0 | | 7.5 | | 10.0 | | 12.0 | ns |
| t _{SU} | Global clock setup time | (2) | 4.2 | | 5.3 | | 7.0 | | 8.5 | | ns |
| t _H | Global clock hold time | (2) | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{FSU} | Global clock setup time of fast input | | 2.5 | | 3.0 | | 3.0 | | 3.0 | | ns |
| t _{FH} | Global clock hold time of fast input | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{CO1} | Global clock to output delay | C1 = 35 pF | 1.0 | 3.7 | 1.0 | 4.6 | 1.0 | 6.1 | 1.0 | 7.3 | ns |
| t _{CH} | Global clock high time | | 3.0 | | 3.0 | | 4.0 | | 5.0 | | ns |
| t _{CL} | Global clock low time | | 3.0 | | 3.0 | | 4.0 | | 5.0 | | ns |
| t _{ASU} | Array clock setup time | (2) | 1.9 | | 2.4 | | 3.1 | | 3.8 | | ns |
| t _{AH} | Array clock hold time | (2) | 1.5 | | 2.2 | | 3.3 | | 4.3 | | ns |
| t _{ACO1} | Array clock to output delay | C1 = 35 pF (2) | 1.0 | 6.0 | 1.0 | 7.5 | 1.0 | 10.0 | 1.0 | 12.0 | ns |
| t _{ACH} | Array clock high time | | 3.0 | | 3.0 | | 4.0 | | 5.0 | | ns |
| t _{ACL} | Array clock low time | | 3.0 | | 3.0 | | 4.0 | | 5.0 | | ns |
| t _{CPPW} | Minimum pulse width for clear and preset | (3) | 3.0 | | 3.0 | | 4.0 | | 5.0 | | ns |
| t _{CNT} | Minimum global clock period | (2) | | 6.9 | | 8.6 | | 11.5 | | 13.8 | ns |
| f _{CNT} | Maximum internal global clock frequency | (2), (4) | 144.9 | | 116.3 | | 87.0 | | 72.5 | | MHz |
| t _{ACNT} | Minimum array clock period | (2) | | 6.9 | | 8.6 | | 11.5 | | 13.8 | ns |
| f _{ACNT} | Maximum internal array clock frequency | (2), (4) | 144.9 | | 116.3 | | 87 | | 72.5 | | MHz |

| Table 2 | Table 29. EPM7256A External Timing Parameters Note (1) Symbol Parameter Conditions Speed Grade Unit | | | | | | | | | | | |
|-------------------|---|-------------------|-------|-------------|-------|-----|------|------|------|------|-----|--|
| Symbol | Parameter | Conditions | | Speed Grade | | | | | | | | |
| | | | -6 | | -7 | | -10 | | -12 | | | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | | |
| t _{PD1} | Input to non-registered output | C1 = 35 pF (2) | | 6.0 | | 7.5 | | 10.0 | | 12.0 | ns | |
| t _{PD2} | I/O input to non- registered output | C1 = 35 pF (2) | | 6.0 | | 7.5 | | 10.0 | | 12.0 | ns | |
| t _{SU} | Global clock setup time | (2) | 3.7 | | 4.6 | | 6.2 | | 7.4 | | ns | |
| t _H | Global clock hold time | (2) | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns | |
| t _{FSU} | Global clock setup time of fast input | | 2.5 | | 3.0 | | 3.0 | | 3.0 | | ns | |
| t _{FH} | Global clock hold time of fast input | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns | |
| t _{CO1} | Global clock to output delay | C1 = 35 pF | 1.0 | 3.3 | 1.0 | 4.2 | 1.0 | 5.5 | 1.0 | 6.6 | ns | |
| t _{CH} | Global clock high time | | 3.0 | | 3.0 | | 4.0 | | 4.0 | | ns | |
| t _{CL} | Global clock low time | | 3.0 | | 3.0 | | 4.0 | | 4.0 | | ns | |
| t _{ASU} | Array clock setup time | (2) | 8.0 | | 1.0 | | 1.4 | | 1.6 | | ns | |
| t _{AH} | Array clock hold time | (2) | 1.9 | | 2.7 | | 4.0 | | 5.1 | | ns | |
| t _{ACO1} | Array clock to output delay | C1 = 35 pF (2) | 1.0 | 6.2 | 1.0 | 7.8 | 1.0 | 10.3 | 1.0 | 12.4 | ns | |
| t _{ACH} | Array clock high time | | 3.0 | | 3.0 | | 4.0 | | 4.0 | | ns | |
| t _{ACL} | Array clock low time | | 3.0 | | 3.0 | | 4.0 | | 4.0 | | ns | |
| t _{CPPW} | Minimum pulse width for clear and preset | (3) | 3.0 | | 3.0 | | 4.0 | | 4.0 | | ns | |
| t _{CNT} | Minimum global clock period | (2) | | 6.4 | | 8.0 | | 10.7 | | 12.8 | ns | |
| f _{CNT} | Maximum internal global clock frequency | (2), (4) | 156.3 | | 125.0 | | 93.5 | | 78.1 | | MHz | |
| t _{ACNT} | Minimum array clock period | (2) | | 6.4 | | 8.0 | | 10.7 | | 12.8 | ns | |
| f _{ACNT} | Maximum internal array clock frequency | (2), (4) | 156.3 | | 125.0 | | 93.5 | | 78.1 | | MHz | |

| Symbol | Parameter | Conditions | Speed Grade | | | | | | | | |
|-------------------|--|-------------------|-------------|-----|-----|-----|-----|------|-----|------|----|
| | | | -6 | | -7 | | -10 | | -12 | | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | 1 |
| t _{IN} | Input pad and buffer delay | | | 0.3 | | 0.4 | | 0.5 | | 0.6 | ns |
| t _{IO} | I/O input pad and buffer delay | | | 0.3 | | 0.4 | | 0.5 | | 0.6 | ns |
| t_{FIN} | Fast input delay | | | 2.4 | | 3.0 | | 3.4 | | 3.8 | ns |
| t _{SEXP} | Shared expander delay | | | 2.8 | | 3.5 | | 4.7 | | 5.6 | ns |
| t _{PEXP} | Parallel expander delay | | | 0.5 | | 0.6 | | 0.8 | | 1.0 | ns |
| t_{LAD} | Logic array delay | | | 2.5 | | 3.1 | | 4.2 | | 5.0 | ns |
| t _{LAC} | Logic control array delay | | | 2.5 | | 3.1 | | 4.2 | | 5.0 | ns |
| t _{IOE} | Internal output enable delay | | | 0.2 | | 0.3 | | 0.4 | | 0.5 | ns |
| t _{OD1} | Output buffer and pad delay, slow slew rate = off V _{CCIO} = 3.3 V | C1 = 35 pF | | 0.3 | | 0.4 | | 0.5 | | 0.6 | ns |
| t _{OD2} | Output buffer and pad delay, slow slew rate = off V _{CCIO} = 2.5 V | C1 = 35 pF (5) | | 0.8 | | 0.9 | | 1.0 | | 1.1 | ns |
| t _{OD3} | Output buffer and pad delay slow slew rate = on V _{CCIO} = 2.5 V or 3.3 V | C1 = 35 pF | | 5.3 | | 5.4 | | 5.5 | | 5.6 | ns |
| t _{ZX1} | Output buffer enable delay slow slew rate = off V _{CCIO} = 3.3 V | C1 = 35 pF | | 4.0 | | 4.0 | | 5.0 | | 5.0 | ns |
| t _{ZX2} | Output buffer enable delay slow slew rate = off V _{CCIO} = 2.5 V | C1 = 35 pF (5) | | 4.5 | | 4.5 | | 5.5 | | 5.5 | ns |
| t _{ZX3} | Output buffer enable delay slow slew rate = on V _{CCIO} = 2.5 V or 3.3 V | C1 = 35 pF | | 9.0 | | 9.0 | | 10.0 | | 10.0 | ns |
| t_{XZ} | Output buffer disable delay | C1 = 5 pF | | 4.0 | | 4.0 | | 5.0 | | 5.0 | ns |
| t _{SU} | Register setup time | | 1.0 | | 1.3 | | 1.7 | | 2.0 | | ns |
| t _H | Register hold time | | 1.7 | | 2.4 | | 3.7 | | 4.7 | | ns |
| t _{FSU} | Register setup time of fast input | | 1.2 | | 1.4 | | 1.4 | | 1.4 | | ns |
| t _{FH} | Register hold time of fast input | | 1.3 | | 1.6 | | 1.6 | | 1.6 | | ns |
| t_{RD} | Register delay | | | 1.6 | | 2.0 | | 2.7 | | 3.2 | ns |

| Symbol | Parameter | Conditions | Speed Grade | | | | | | | | |
|-------------------|----------------------|------------|-------------|------|-----|------|-----|------|-----|------|----|
| | | | -6 | | -7 | | -10 | | -12 | | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | |
| t_{COMB} | Combinatorial delay | | | 1.6 | | 2.0 | | 2.7 | | 3.2 | ns |
| t _{IC} | Array clock delay | | | 2.7 | | 3.4 | | 4.5 | | 5.4 | ns |
| t _{EN} | Register enable time | | | 2.5 | | 3.1 | | 4.2 | | 5.0 | ns |
| t _{GLOB} | Global control delay | | | 1.1 | | 1.4 | | 1.8 | | 2.2 | ns |
| t _{PRE} | Register preset time | | | 2.3 | | 2.9 | | 3.8 | | 4.6 | ns |
| t _{CLR} | Register clear time | | | 2.3 | | 2.9 | | 3.8 | | 4.6 | ns |
| t_{PIA} | PIA delay | (2) | | 1.3 | | 1.6 | | 2.1 | | 2.6 | ns |
| t_{LPA} | Low-power adder | (6) | | 11.0 | | 10.0 | | 10.0 | | 10.0 | ns |

Notes to tables:

- (1) These values are specified under the recommended operating conditions shown in Table 14 on page 28. See Figure 12 for more information on switching waveforms.
- (2) These values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (3) This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter must be added to this minimum width if the clear or reset signal incorporates the t_{LAD} parameter into the signal path.
- (4) This parameter is measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) Operating conditions: $V_{CCIO} = 2.5 \pm 0.2 \text{ V}$ for commercial and industrial use.
- (6) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , t_{ACL} , and t_{CPPW} parameters for macrocells running in low-power mode.

Power Consumption

Supply power (P) versus frequency (f_{MAX} , in MHz) for MAX 7000A devices is calculated with the following equation:

$$P = P_{INT} + P_{IO} = I_{CCINT} \times V_{CC} + P_{IO}$$

The $P_{\rm IO}$ value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in *Application Note 74 (Evaluating Power for Altera Devices)*.


The I_{CCINT} value depends on the switching frequency and the application logic. The I_{CCINT} value is calculated with the following equation:

$$I_{CCINT} =$$

$$(A \times MC_{TON}) + [B \times (MC_{DEV} - MC_{TON})] + (C \times MC_{USED} \times f_{\boldsymbol{MAX}} \times \boldsymbol{tog_{LC}})$$

Figure 13 shows the typical supply current versus frequency for MAX 7000A devices.

Figure 13. I_{CC} vs. Frequency for MAX 7000A Devices (Part 1 of 2)



EPM7128A & EPM7128AE




Figure 19. 144-Pin TQFP Package Pin-Out Diagram

Package outline not drawn to scale.




Figure 20. 169-Pin Ultra FineLine BGA Package Pin-Out Diagram

Package outline not drawn to scale.

