# E·XFL



Welcome to E-XFL.COM

#### Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

#### Applications of Embedded - CPLDs

#### Details

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	10 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	32
Number of Macrocells	512
Number of Gates	10000
Number of I/O	212
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	256-LBGA
Supplier Device Package	256-BGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epm7512aebc256-10

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 1. MAX 700	Table 1. MAX 7000A Device Features										
Feature	EPM7032AE	EPM7064AE	EPM7128AE	EPM7256AE	EPM7512AE						
Usable gates	600	1,250	2,500	5,000	10,000						
Macrocells	32	64	128	256	512						
Logic array blocks	2	4	8	16	32						
Maximum user I/O pins	36	68	100	164	212						
t <sub>PD</sub> (ns)	4.5	4.5	5.0	5.5	7.5						
t <sub>SU</sub> (ns)	2.9	2.8	3.3	3.9	5.6						
t <sub>FSU</sub> (ns)	2.5	2.5	2.5	2.5	3.0						
t <sub>CO1</sub> (ns)	3.0	3.1	3.4	3.5	4.7						
f <sub>CNT</sub> (MHz)	227.3	222.2	192.3	172.4	116.3						

## ...and More Features

- 4.5-ns pin-to-pin logic delays with counter frequencies of up to 227.3 MHz
- MultiVolt<sup>™</sup> I/O interface enables device core to run at 3.3 V, while I/O pins are compatible with 5.0-V, 3.3-V, and 2.5-V logic levels
- Pin counts ranging from 44 to 256 in a variety of thin quad flat pack (TQFP), plastic quad flat pack (PQFP), ball-grid array (BGA), spacesaving FineLine BGA<sup>™</sup>, and plastic J-lead chip carrier (PLCC) packages
- Supports hot-socketing in MAX 7000AE devices
- Programmable interconnect array (PIA) continuous routing structure for fast, predictable performance
- PCI-compatible
- Bus-friendly architecture, including programmable slew-rate control
- Open-drain output option
- Programmable macrocell registers with individual clear, preset, clock, and clock enable controls
- Programmable power-up states for macrocell registers in MAX 7000AE devices
- Programmable power-saving mode for 50% or greater power reduction in each macrocell
- Configurable expander product-term distribution, allowing up to 32 product terms per macrocell
- Programmable security bit for protection of proprietary designs
- 6 to 10 pin- or logic-driven output enable signals
- Two global clock signals with optional inversion
- Enhanced interconnect resources for improved routability
- Fast input setup times provided by a dedicated path from I/O pin to macrocell registers
- Programmable output slew-rate control
- Programmable ground pins

The MAX 7000A architecture supports 100% transistor-to-transistor logic (TTL) emulation and high-density integration of SSI, MSI, and LSI logic functions. It easily integrates multiple devices including PALs, GALs, and 22V10s devices. MAX 7000A devices are available in a wide range of packages, including PLCC, BGA, FineLine BGA, Ultra FineLine BGA, PQFP, and TQFP packages. See Table 3 and Table 4.

Table 3. MAX 700	OA Maximum U	lser I/O Pins	Note (1)			
Device	44-Pin PLCC	44-Pin TQFP	49-Pin Ultra FineLine BGA (2)	84-Pin PLCC	100-Pin TQFP	100-Pin FineLine BGA (3)
EPM7032AE	36	36				
EPM7064AE	36	36	41		68	68
EPM7128A				68	84	84
EPM7128AE				68	84	84
EPM7256A					84	
EPM7256AE					84	84
EPM7512AE						

Table 4. MAX 7000A Maximum User I/O Pins     Note (1)									
Device	144-Pin TQFP	208-Pin PQFP	256-Pin BGA	256-Pin FineLine BGA (3)					
EPM7032AE									
EPM7064AE									
EPM7128A	100				100				
EPM7128AE	100	100			100				
EPM7256A	120		164		164				
EPM7256AE	120		164		164				
EPM7512AE	120		176	212	212				

#### Notes to tables:

- (1) When the IEEE Std. 1149.1 (JTAG) interface is used for in-system programming or boundary-scan testing, four I/O pins become JTAG pins.
- (2) All Ultra FineLine BGA packages are footprint-compatible via the SameFrame<sup>TM</sup> feature. Therefore, designers can design a board to support a variety of devices, providing a flexible migration path across densities and pin counts. Device migration is fully supported by Altera development tools. See "SameFrame Pin-Outs" on page 15 for more details.
- (3) All FineLine BGA packages are footprint-compatible via the SameFrame feature. Therefore, designers can design a board to support a variety of devices, providing a flexible migration path across densities and pin counts. Device migration is fully supported by Altera development tools. See "SameFrame Pin-Outs" on page 15 for more details.



For more information on using the Jam STAPL language, see *Application Note 88* (Using the Jam Language for ISP & ICR via an Embedded Processor) and *Application Note 122* (Using Jam STAPL for ISP & ICR via an Embedded *Processor*).

ISP circuitry in MAX 7000AE devices is compliant with the IEEE Std. 1532 specification. The IEEE Std. 1532 is a standard developed to allow concurrent ISP between multiple PLD vendors.

### **Programming Sequence**

During in-system programming, instructions, addresses, and data are shifted into the MAX 7000A device through the TDI input pin. Data is shifted out through the TDO output pin and compared against the expected data.

Programming a pattern into the device requires the following six ISP stages. A stand-alone verification of a programmed pattern involves only stages 1, 2, 5, and 6.

- 1. *Enter ISP*. The enter ISP stage ensures that the I/O pins transition smoothly from user mode to ISP mode. The enter ISP stage requires 1 ms.
- 2. *Check ID*. Before any program or verify process, the silicon ID is checked. The time required to read this silicon ID is relatively small compared to the overall programming time.
- 3. *Bulk Erase*. Erasing the device in-system involves shifting in the instructions to erase the device and applying one erase pulse of 100 ms.
- 4. *Program*. Programming the device in-system involves shifting in the address and data and then applying the programming pulse to program the EEPROM cells. This process is repeated for each EEPROM address.
- 5. *Verify.* Verifying an Altera device in-system involves shifting in addresses, applying the read pulse to verify the EEPROM cells, and shifting out the data for comparison. This process is repeated for each EEPROM address.
- 6. *Exit ISP*. An exit ISP stage ensures that the I/O pins transition smoothly from ISP mode to user mode. The exit ISP stage requires 1 ms.

Table 7. MAX 7000A Stand-Alone Verification Times for Different Test Clock Frequencies									
Device				1	тск				Units
	10 MHz	5 MHz	2 MHz	1 MHz	500 kHz	200 kHz	100 kHz	50 kHz	
EPM7032AE	0.00	0.01	0.01	0.02	0.04	0.09	0.18	0.36	S
EPM7064AE	0.01	0.01	0.02	0.04	0.07	0.18	0.35	0.70	S
EPM7128AE	0.01	0.02	0.04	0.07	0.14	0.34	0.68	1.36	S
EPM7256AE	0.02	0.03	0.08	0.15	0.30	0.75	1.49	2.98	S
EPM7512AE	0.03	0.06	0.15	0.30	0.60	1.49	2.97	5.94	S
EPM7128A (1)	0.08	0.14	0.29	0.56	1.09	2.67	5.31	10.59	S
EPM7256A (1)	0.13	0.24	0.54	1.06	2.08	5.15	10.27	20.51	S

#### Note to tables:

(1) EPM7128A and EPM7256A devices can only be programmed with an adaptive algorithm; users programming these two devices on platforms that cannot use an adaptive algorithm should use EPM7128AE and EPM7256AE devices.

## Programming with External Hardware

MAX 7000A devices can be programmed on Windows-based PCs with an Altera Logic Programmer card, the MPU, and the appropriate device adapter. The MPU performs continuity checks to ensure adequate electrical contact between the adapter and the device.



For more information, see the Altera Programming Hardware Data Sheet.

The Altera software can use text- or waveform-format test vectors created with the Altera Text Editor or Waveform Editor to test the programmed device. For added design verification, designers can perform functional testing to compare the functional device behavior with the results of simulation.

Data I/O, BP Microsystems, and other programming hardware manufacturers provide programming support for Altera devices.



For more information, see *Programming Hardware Manufacturers*.

## IEEE Std. 1149.1 (JTAG) **Boundary-Scan** Support

MAX 7000A devices include the JTAG BST circuitry defined by IEEE Std. 1149.1. Table 8 describes the JTAG instructions supported by MAX 7000A devices. The pin-out tables, available from the Altera web site (http://www.altera.com), show the location of the JTAG control pins for each device. If the JTAG interface is not required, the JTAG pins are available as user I/O pins.

Figure 8 shows timing information for the JTAG signals.



Figure 8. MAX 7000A JTAG Waveforms

Table 11 shows the JTAG timing parameters and values for MAX 7000A devices.

Table 11. JTAG Timing Parameters & Values for MAX 7000A Devices Note (1)								
Symbol	Parameter	Min	Max	Unit				
t <sub>JCP</sub>	TCK clock period	100		ns				
t <sub>JCH</sub>	TCK clock high time	50		ns				
t <sub>JCL</sub>	TCK clock low time	50		ns				
t <sub>JPSU</sub>	JTAG port setup time	20		ns				
t <sub>JPH</sub>	JTAG port hold time	45		ns				
t <sub>JPCO</sub>	JTAG port clock to output		25	ns				
t <sub>JPZX</sub>	JTAG port high impedance to valid output		25	ns				
t <sub>JPXZ</sub>	JTAG port valid output to high impedance		25	ns				
t <sub>JSSU</sub>	Capture register setup time	20		ns				
t <sub>JSH</sub>	Capture register hold time	45		ns				
t <sub>JSCO</sub>	Update register clock to output		25	ns				
t <sub>JSZX</sub>	Update register high impedance to valid output		25	ns				
t <sub>JSXZ</sub>	Update register valid output to high impedance		25	ns				

Note:

(1) Timing parameters shown in this table apply for all specified VCCIO levels.

Power Sequencing & Hot-Socketing	Because MAX 7000A devices can be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. The $\rm V_{CCIO}$ and $\rm V_{CCINT}$ power planes can be powered in any order.
	Signals can be driven into MAX 7000AE devices before and during power- up (and power-down) without damaging the device. Additionally, MAX 7000AE devices do not drive out during power-up. Once operating conditions are reached, MAX 7000AE devices operate as specified by the user.
	MAX 7000AE device I/O pins will not source or sink more than 300 $\mu A$ of DC current during power-up. All pins can be driven up to 5.75 V during hot-socketing, except the OE1 and GLCRn pins. The OE1 and GLCRn pins can be driven up to 3.6 V during hot-socketing. After V <sub>CCINT</sub> and V <sub>CCIO</sub> reach the recommended operating conditions, these two pins are 5.0-V tolerant.
	EPM7128A and EPM7256A devices do not support hot-socketing and may drive out during power-up.
Design Security	All MAX 7000A devices contain a programmable security bit that controls access to the data programmed into the device. When this bit is programmed, a design implemented in the device cannot be copied or retrieved. This feature provides a high level of design security because programmed data within EEPROM cells is invisible. The security bit that controls this function, as well as all other programmed data, is reset only when the device is reprogrammed.
Generic Testing	MAX 7000A devices are fully tested. Complete testing of each programmable EEPROM bit and all internal logic elements ensures 100% programming yield. AC test measurements are taken under conditions equivalent to those shown in Figure 9. Test patterns can be used and then erased during early stages of the production flow.

VCC

To Test

System

C1 (includes jig

Ŧ

capacitance)

#### Figure 9. MAX 7000A AC Test Conditions

Power supply transients can affect AC measurements. Simultaneous transitions of multiple outputs should be avoided for accurate measurement. Threshold tests 703 Ω [521 Ω] *≶* must not be performed under AC conditions. Large-amplitude, fast-ground-Device Output current transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between 586 Ω [481 Ω] *≥* the device ground pin and the test system ground, significant reductions in Device input observable noise immunity can result. rise and fall Numbers in brackets are for 2.5-V times < 2 ns outputs. Numbers without brackets are for 3.3-V outputs.

## Operating Conditions

Tables 13 through 16 provide information on absolute maximum ratings, recommended operating conditions, operating conditions, and capacitance for MAX 7000A devices.

Table 1	Table 13. MAX 7000A Device Absolute Maximum RatingsNote (1)										
Symbol	Parameter	Conditions	Min	Max	Unit						
V <sub>CC</sub>	Supply voltage	With respect to ground (2)	-0.5	4.6	V						
VI	DC input voltage		-2.0	5.75	V						
I <sub>OUT</sub>	DC output current, per pin		-25	25	mA						
T <sub>STG</sub>	Storage temperature	No bias	-65	150	°C						
T <sub>A</sub>	Ambient temperature	Under bias	-65	135	°C						
TJ	Junction temperature	BGA, FineLine BGA, PQFP, and TQFP packages, under bias		135	°C						

Figure 11. MAX 7000A Timing Model



The timing characteristics of any signal path can be derived from the timing model and parameters of a particular device. External timing parameters, which represent pin-to-pin timing delays, can be calculated as the sum of internal parameters. Figure 12 shows the timing relationship between internal and external delay parameters.



See *Application Note 94 (Understanding MAX 7000 Timing)* for more information.

#### Figure 12. MAX 7000A Switching Waveforms



Tables 17 through 30 show EPM7032AE, EPM7064AE, EPM7128AE, EPM7256AE, EPM7512AE, EPM7128A, and EPM7256A timing information.

Table 1	Table 17. EPM7032AE External Timing Parameters     Note (1)								
Symbol	Parameter	Conditions			Speed	Grade			Unit
			-	4	-	7	-1	0	
			Min	Max	Min	Max	Min	Max	
t <sub>PD1</sub>	Input to non-registered output	C1 = 35 pF (2)		4.5		7.5		10	ns
t <sub>PD2</sub>	I/O input to non-registered output	C1 = 35 pF (2)		4.5		7.5		10	ns
t <sub>SU</sub>	Global clock setup time	(2)	2.9		4.7		6.3		ns
t <sub>H</sub>	Global clock hold time	(2)	0.0		0.0		0.0		ns
t <sub>FSU</sub>	Global clock setup time of fast input		2.5		3.0		3.0		ns
t <sub>FH</sub>	Global clock hold time of fast input		0.0		0.0		0.0		ns
t <sub>CO1</sub>	Global clock to output delay	C1 = 35 pF	1.0	3.0	1.0	5.0	1.0	6.7	ns
t <sub>CH</sub>	Global clock high time		2.0		3.0		4.0		ns
t <sub>CL</sub>	Global clock low time		2.0		3.0		4.0		ns
t <sub>ASU</sub>	Array clock setup time	(2)	1.6		2.5		3.6		ns
t <sub>AH</sub>	Array clock hold time	(2)	0.3		0.5		0.5		ns
t <sub>ACO1</sub>	Array clock to output delay	C1 = 35 pF (2)	1.0	4.3	1.0	7.2	1.0	9.4	ns
t <sub>ACH</sub>	Array clock high time		2.0		3.0		4.0		ns
t <sub>ACL</sub>	Array clock low time		2.0		3.0		4.0		ns
t <sub>CPPW</sub>	Minimum pulse width for clear and preset	(3)	2.0		3.0		4.0		ns
t <sub>CNT</sub>	Minimum global clock period	(2)		4.4		7.2		9.7	ns
f <sub>CNT</sub>	Maximum internal global clock frequency	(2), (4)	227.3		138.9		103.1		MHz
t <sub>ACNT</sub>	Minimum array clock period	(2)		4.4		7.2		9.7	ns
facnt	Maximum internal array clock frequency	(2), (4)	227.3		138.9		103.1		MHz

Symbol	Parameter	Conditions			Speed	Grade			Unit
			-	4	-	-7 -1		10	
			Min	Max	Min	Max	Min	Max	
t <sub>IN</sub>	Input pad and buffer delay			0.7		1.2		1.5	ns
t <sub>IO</sub>	I/O input pad and buffer delay			0.7		1.2		1.5	ns
t <sub>FIN</sub>	Fast input delay			2.3		2.8		3.4	ns
t <sub>SEXP</sub>	Shared expander delay			1.9		3.1		4.0	ns
t <sub>PEXP</sub>	Parallel expander delay			0.5		0.8		1.0	ns
t <sub>LAD</sub>	Logic array delay			1.5		2.5		3.3	ns
t <sub>LAC</sub>	Logic control array delay			0.6		1.0		1.2	ns
t <sub>IOE</sub>	Internal output enable delay			0.0		0.0		0.0	ns
t <sub>OD1</sub>	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		0.8		1.3		1.8	ns
t <sub>OD2</sub>	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		1.3		1.8		2.3	ns
t <sub>OD3</sub>	Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$	C1 = 35 pF		5.8		6.3		6.8	ns
t <sub>ZX1</sub>	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		4.0		4.0		5.0	ns
t <sub>ZX2</sub>	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		4.5		4.5		5.5	ns
t <sub>ZX3</sub>	Output buffer enable delay, slow slew rate = on $V_{CCIO} = 3.3 V$	C1 = 35 pF		9.0		9.0		10.0	ns
t <sub>XZ</sub>	Output buffer disable delay	C1 = 5 pF		4.0		4.0		5.0	ns
t <sub>SU</sub>	Register setup time		1.3		2.0		2.8		ns
t <sub>H</sub>	Register hold time		0.6		1.0		1.3		ns
t <sub>FSU</sub>	Register setup time of fast input		1.0		1.5		1.5		ns
t <sub>FH</sub>	Register hold time of fast input		1.5		1.5		1.5		ns
t <sub>RD</sub>	Register delay			0.7		1.2		1.5	ns
t <sub>COMB</sub>	Combinatorial delay			0.6		1.0		1.3	ns

г

Table 1	Table 18. EPM7032AE Internal Timing Parameters (Part 2 of 2)Note (1)									
Symbol	Parameter	Conditions	Speed Grade						Unit	
			-	-4		-7		-10		
			Min	Max	Min	Max	Min	Max		
t <sub>IC</sub>	Array clock delay			1.2		2.0		2.5	ns	
t <sub>EN</sub>	Register enable time			0.6		1.0		1.2	ns	
t <sub>GLOB</sub>	Global control delay			0.8		1.3		1.9	ns	
t <sub>PRE</sub>	Register preset time			1.2		1.9		2.6	ns	
t <sub>CLR</sub>	Register clear time			1.2		1.9		2.6	ns	
t <sub>PIA</sub>	PIA delay	(2)		0.9		1.5		2.1	ns	
t <sub>LPA</sub>	Low-power adder	(6)		2.5		4.0		5.0	ns	

E

Table 22	Table 22. EPM7128AE Internal Timing Parameters (Part 2 of 2)       Note (1)								
Symbol	Parameter	Conditions	Speed Grade						Unit
			-5 -7		7	-10			
			Min	Max	Min	Max	Min	Max	
t <sub>EN</sub>	Register enable time			0.7		1.0		1.3	ns
t <sub>GLOB</sub>	Global control delay			1.1		1.6		2.0	ns
t <sub>PRE</sub>	Register preset time			1.4		2.0		2.7	ns
t <sub>CLR</sub>	Register clear time			1.4		2.0		2.7	ns
t <sub>PIA</sub>	PIA delay	(2)		1.4		2.0		2.6	ns
t <sub>LPA</sub>	Low-power adder	(6)		4.0		4.0		5.0	ns

Symbol	Parameter	Conditions			Speed	Grade			Unit
			-	7	-10		-12		1
			Min	Max	Min	Max	Min	Max	1
t <sub>IN</sub>	Input pad and buffer delay			0.7		0.9		1.0	ns
t <sub>IO</sub>	I/O input pad and buffer delay			0.7		0.9		1.0	ns
t <sub>FIN</sub>	Fast input delay			3.1		3.6		4.1	ns
t <sub>SEXP</sub>	Shared expander delay			2.7		3.5		4.4	ns
t <sub>PEXP</sub>	Parallel expander delay			0.4		0.5		0.6	ns
t <sub>LAD</sub>	Logic array delay			2.2		2.8		3.5	ns
t <sub>LAC</sub>	Logic control array delay			1.0		1.3		1.7	ns
t <sub>IOE</sub>	Internal output enable delay			0.0		0.0		0.0	ns
t <sub>OD1</sub>	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		1.0		1.5		1.7	ns
t <sub>OD2</sub>	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		1.5		2.0		2.2	ns
t <sub>OD3</sub>	Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$	C1 = 35 pF		6.0		6.5		6.7	ns
t <sub>ZX1</sub>	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		4.0		5.0		5.0	ns
t <sub>ZX2</sub>	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		4.5		5.5		5.5	ns
t <sub>ZX3</sub>	Output buffer enable delay, slow slew rate = on $V_{CCIO} = 3.3 V$	C1 = 35 pF		9.0		10.0		10.0	ns
t <sub>XZ</sub>	Output buffer disable delay	C1 = 5 pF		4.0		5.0		5.0	ns
t <sub>SU</sub>	Register setup time		2.1		3.0		3.5		ns
t <sub>H</sub>	Register hold time		0.6		0.8		1.0		ns
t <sub>FSU</sub>	Register setup time of fast input		1.6		1.6		1.6		ns
t <sub>FH</sub>	Register hold time of fast input		1.4		1.4		1.4		ns
t <sub>RD</sub>	Register delay			1.3		1.7		2.1	ns
t <sub>COMB</sub>	Combinatorial delay			0.6		0.8		1.0	ns

E

Table 26. EPM7512AE Internal Timing Parameters (Part 2 of 2)       Note (1)											
Symbol	Parameter	Conditions			Unit						
			-	7	-	10	-12				
			Min	Min Max		Max	Min	Max			
t <sub>IC</sub>	Array clock delay			1.8		2.3		2.9	ns		
t <sub>EN</sub>	Register enable time			1.0		1.3		1.7	ns		
t <sub>GLOB</sub>	Global control delay			1.7		2.2		2.7	ns		
t <sub>PRE</sub>	Register preset time			1.0		1.4		1.7	ns		
t <sub>CLR</sub>	Register clear time			1.0		1.4		1.7	ns		
t <sub>PIA</sub>	PIA delay	(2)		3.0		4.0		4.8	ns		
t <sub>LPA</sub>	Low-power adder	(6)		4.5		5.0		5.0	ns		

Symbol	Parameter	Conditions				Speed	Grade				Unit
			-6		-7		-10		-12		-
			Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>PD1</sub>	Input to non-registered output	C1 = 35 pF (2)		6.0		7.5		10.0		12.0	ns
t <sub>PD2</sub>	I/O input to non- registered output	C1 = 35 pF (2)		6.0		7.5		10.0		12.0	ns
t <sub>SU</sub>	Global clock setup time	(2)	4.2		5.3		7.0		8.5		ns
t <sub>H</sub>	Global clock hold time	(2)	0.0		0.0		0.0		0.0		ns
t <sub>FSU</sub>	Global clock setup time of fast input		2.5		3.0		3.0		3.0		ns
t <sub>FH</sub>	Global clock hold time of fast input		0.0		0.0		0.0		0.0		ns
t <sub>CO1</sub>	Global clock to output delay	C1 = 35 pF	1.0	3.7	1.0	4.6	1.0	6.1	1.0	7.3	ns
t <sub>CH</sub>	Global clock high time		3.0		3.0		4.0		5.0		ns
t <sub>CL</sub>	Global clock low time		3.0		3.0		4.0		5.0		ns
t <sub>ASU</sub>	Array clock setup time	(2)	1.9		2.4		3.1		3.8		ns
t <sub>AH</sub>	Array clock hold time	(2)	1.5		2.2		3.3		4.3		ns
t <sub>ACO1</sub>	Array clock to output delay	C1 = 35 pF (2)	1.0	6.0	1.0	7.5	1.0	10.0	1.0	12.0	ns
t <sub>ACH</sub>	Array clock high time		3.0		3.0		4.0		5.0		ns
t <sub>ACL</sub>	Array clock low time		3.0		3.0		4.0		5.0		ns
t <sub>CPPW</sub>	Minimum pulse width for clear and preset	(3)	3.0		3.0		4.0		5.0		ns
t <sub>CNT</sub>	Minimum global clock period	(2)		6.9		8.6		11.5		13.8	ns
f <sub>CNT</sub>	Maximum internal global clock frequency	(2), (4)	144.9		116.3		87.0		72.5		MHz
t <sub>acnt</sub>	Minimum array clock period	(2)		6.9		8.6		11.5		13.8	ns
f <sub>acnt</sub>	Maximum internal array clock frequency	(2), (4)	144.9		116.3		87		72.5		MHz

Symbol	Parameter	Conditions	Speed Grade									
			-	6	-7		-10		-12			
			Min	Мах	Min	Max	Min	Max	Min	Max		
t <sub>COMB</sub>	Combinatorial delay			1.6		2.0		2.7		3.2	ns	
t <sub>IC</sub>	Array clock delay			2.7		3.4		4.5		5.4	ns	
t <sub>EN</sub>	Register enable time			2.5		3.1		4.2		5.0	ns	
t <sub>GLOB</sub>	Global control delay			1.1		1.4		1.8		2.2	ns	
t <sub>PRE</sub>	Register preset time			2.3		2.9		3.8		4.6	ns	
t <sub>CLR</sub>	Register clear time			2.3		2.9		3.8		4.6	ns	
t <sub>PIA</sub>	PIA delay	(2)		1.3		1.6		2.1		2.6	ns	
t <sub>LPA</sub>	Low-power adder	(6)		11.0		10.0		10.0		10.0	ns	

#### Table 30. EPM7256A Internal Timing Parameters (Part 2 of 2) Note (1)

#### Notes to tables:

 These values are specified under the recommended operating conditions shown in Table 14 on page 28. See Figure 12 for more information on switching waveforms.

- (2) These values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (3) This minimum pulse width for preset and clear applies for both global clear and array controls. The t<sub>LPA</sub> parameter must be added to this minimum width if the clear or reset signal incorporates the t<sub>LAD</sub> parameter into the signal path.
- (4) This parameter is measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) Operating conditions:  $V_{CCIO} = 2.5 \pm 0.2$  V for commercial and industrial use.
- (6) The  $t_{LPA}$  parameter must be added to the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ ,  $t_{SEXP}$ ,  $\mathbf{t_{ACL}}$ , and  $\mathbf{t_{CPPW}}$  parameters for macrocells running in low-power mode.

## Power Consumption

Supply power (P) versus frequency ( $f_{MAX}$ , in MHz) for MAX 7000A devices is calculated with the following equation:

 $P = P_{INT} + P_{IO} = I_{CCINT} \times V_{CC} + P_{IO}$ 

The P<sub>IO</sub> value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in *Application Note* 74 (*Evaluating Power for Altera Devices*).

The  $I_{CCINT}$  value depends on the switching frequency and the application logic. The  $I_{CCINT}$  value is calculated with the following equation:

I<sub>CCINT</sub> =

 $(A \times MC_{TON}) + [B \times (MC_{DEV} - MC_{TON})] + (C \times MC_{USED} \times f_{MAX} \times tog_{LC})$ 

#### Figure 21. 208-Pin PQFP Package Pin-Out Diagram

Package outline not drawn to scale.



Figure 23. 256-Pin FineLine BGA Package Pin-Out Diagram

Package outline not drawn to scale.



## Revision History

The information contained in the *MAX 7000A Programmable Logic Device Data Sheet* version 4.5 supersedes information published in previous versions.

#### Version 4.5

The following changes were made in the *MAX 7000A Programmable Logic Device Data Sheet* version 4.5:

■ Updated text in the "Power Sequencing & Hot-Socketing" section.

#### Version 4.4

The following changes were made in the *MAX* 7000A Programmable Logic Device Data Sheet version 4.4:

- Added Tables 5 through 7.
  - Added "Programming Sequence" on page 17 and "Programming Times" on page 18.

#### Version 4.3

The following changes were made in the *MAX 7000A Programmable Logic Device Data Sheet* version 4.3:

- Added extended temperature devices to document
- Updated Table 14.

#### Version 4.2

The following changes were made in the *MAX* 7000A Programmable Logic Device Data Sheet version 4.2:

- Removed *Note* (1) from Table 2.
- Removed *Note* (4) from Tables 3 and 4.

#### Version 4.1

The following changes were made in the *MAX 7000A Programmable Logic Device Data Sheet* version 4.1:

- Updated leakage current information in Table 15.
- Updated Note (9) of Table 15.
- Updated *Note* (1) of Tables 17 through 30.



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Literature Services: lit\_req@altera.com Copyright © 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera valtera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. **Ex. EN ISO 9001** 

101 111 100 000

Altera Corporation