

Welcome to **E-XFL.COM** 

**Understanding Embedded - CPLDs (Complex Programmable Logic Devices)** 

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

### **Applications of Embedded - CPLDs**

Details	
Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	10 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	32
Number of Macrocells	512
Number of Gates	10000
Number of I/O	212
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	256-LBGA
Supplier Device Package	256-BGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epm7512aebc256-10n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

MAX 7000A devices use CMOS EEPROM cells to implement logic functions. The user-configurable MAX 7000A architecture accommodates a variety of independent combinatorial and sequential logic functions. The devices can be reprogrammed for quick and efficient iterations during design development and debug cycles, and can be programmed and erased up to 100 times.

MAX 7000A devices contain from 32 to 512 macrocells that are combined into groups of 16 macrocells, called logic array blocks (LABs). Each macrocell has a programmable-AND/fixed-OR array and a configurable register with independently programmable clock, clock enable, clear, and preset functions. To build complex logic functions, each macrocell can be supplemented with both shareable expander product terms and high-speed parallel expander product terms, providing up to 32 product terms per macrocell.

MAX 7000A devices provide programmable speed/power optimization. Speed-critical portions of a design can run at high speed/full power, while the remaining portions run at reduced speed/low power. This speed/power optimization feature enables the designer to configure one or more macrocells to operate at 50% or lower power while adding only a nominal timing delay. MAX 7000A devices also provide an option that reduces the slew rate of the output buffers, minimizing noise transients when non-speed-critical signals are switching. The output drivers of all MAX 7000A devices can be set for 2.5 V or 3.3 V, and all input pins are 2.5-V, 3.3-V, and 5.0-V tolerant, allowing MAX 7000A devices to be used in mixed-voltage systems.

MAX 7000A devices are supported by Altera development systems, which are integrated packages that offer schematic, text—including VHDL, Verilog HDL, and the Altera Hardware Description Language (AHDL)—and waveform design entry, compilation and logic synthesis, simulation and timing analysis, and device programming. The software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX-workstation-based EDA tools. The software runs on Windows-based PCs, as well as Sun SPARCstation, and HP 9000 Series 700/800 workstations.



For more information on development tools, see the MAX+PLUS II Programmable Logic Development System & Software Data Sheet and the Quartus Programmable Logic Development System & Software Data Sheet.

For registered functions, each macrocell flipflop can be individually programmed to implement D, T, JK, or SR operation with programmable clock control. The flipflop can be bypassed for combinatorial operation. During design entry, the designer specifies the desired flipflop type; the Altera software then selects the most efficient flipflop operation for each registered function to optimize resource utilization.

Each programmable register can be clocked in three different modes:

- Global clock signal. This mode achieves the fastest clock-to-output performance.
- Global clock signal enabled by an active-high clock enable. A clock enable is generated by a product term. This mode provides an enable on each flipflop while still achieving the fast clock-to-output performance of the global clock.
- Array clock implemented with a product term. In this mode, the flipflop can be clocked by signals from buried macrocells or I/O pins.


Two global clock signals are available in MAX 7000A devices. As shown in Figure 1, these global clock signals can be the true or the complement of either of the global clock pins, GCLK1 or GCLK2.

Each register also supports asynchronous preset and clear functions. As shown in Figure 2, the product-term select matrix allocates product terms to control these operations. Although the product-term-driven preset and clear from the register are active high, active-low control can be obtained by inverting the signal within the logic array. In addition, each register clear function can be individually driven by the active-low dedicated global clear pin (GCLRn). Upon power-up, each register in a MAX 7000AE device may be set to either a high or low state. This power-up state is specified at design entry. Upon power-up, each register in EPM7128A and EPM7256A devices are set to a low state.

All MAX 7000A I/O pins have a fast input path to a macrocell register. This dedicated path allows a signal to bypass the PIA and combinatorial logic and be clocked to an input D flipflop with an extremely fast (as low as 2.5 ns) input setup time.

Figure 4. MAX 7000A Parallel Expanders

Unused product terms in a macrocell can be allocated to a neighboring macrocell.



## **Programmable Interconnect Array**

Logic is routed between LABs on the PIA. This global bus is a programmable path that connects any signal source to any destination on the device. All MAX 7000A dedicated inputs, I/O pins, and macrocell outputs feed the PIA, which makes the signals available throughout the entire device. Only the signals required by each LAB are actually routed from the PIA into the LAB. Figure 5 shows how the PIA signals are routed into the LAB. An EEPROM cell controls one input to a 2-input AND gate, which selects a PIA signal to drive into the LAB.

# In-System Programmability

MAX 7000A devices can be programmed in-system via an industry-standard 4-pin IEEE Std. 1149.1 (JTAG) interface. ISP offers quick, efficient iterations during design development and debugging cycles. The MAX 7000A architecture internally generates the high programming voltages required to program EEPROM cells, allowing in-system programming with only a single 3.3-V power supply. During in-system programming, the I/O pins are tri-stated and weakly pulled-up to eliminate board conflicts. The pull-up value is nominally 50 k $\Omega$ .

MAX 7000AE devices have an enhanced ISP algorithm for faster programming. These devices also offer an ISP\_Done bit that provides safe operation when in-system programming is interrupted. This ISP\_Done bit, which is the last bit programmed, prevents all I/O pins from driving until the bit is programmed. This feature is only available in EPM7032AE, EPM7064AE, EPM7128AE, EPM7256AE, and EPM7512AE devices.

ISP simplifies the manufacturing flow by allowing devices to be mounted on a PCB with standard pick-and-place equipment before they are programmed. MAX 7000A devices can be programmed by downloading the information via in-circuit testers, embedded processors, the Altera MasterBlaster serial/USB communications cable, ByteBlasterMV parallel port download cable, and BitBlaster serial download cable. Programming the devices after they are placed on the board eliminates lead damage on high-pin-count packages (e.g., QFP packages) due to device handling. MAX 7000A devices can be reprogrammed after a system has already shipped to the field. For example, product upgrades can be performed in the field via software or modem.

In-system programming can be accomplished with either an adaptive or constant algorithm. An adaptive algorithm reads information from the unit and adapts subsequent programming steps to achieve the fastest possible programming time for that unit. A constant algorithm uses a predefined (non-adaptive) programming sequence that does not take advantage of adaptive algorithm programming time improvements. Some in-circuit testers cannot program using an adaptive algorithm. Therefore, a constant algorithm must be used. MAX 7000AE devices can be programmed with either an adaptive or constant (non-adaptive) algorithm. EPM7128A and EPM7256A device can only be programmed with an adaptive algorithm; users programming these two devices on platforms that cannot use an adaptive algorithm should use EPM7128AE and EPM7256AE devices.

The Jam Standard Test and Programming Language (STAPL), JEDEC standard JESD 71, can be used to program MAX 7000A devices with incircuit testers, PCs, or embedded processors.

## **Programming Times**

The time required to implement each of the six programming stages can be broken into the following two elements:

- A pulse time to erase, program, or read the EEPROM cells.
- A shifting time based on the test clock (TCK) frequency and the number of TCK cycles to shift instructions, address, and data into the device.

By combining the pulse and shift times for each of the programming stages, the program or verify time can be derived as a function of the TCK frequency, the number of devices, and specific target device(s). Because different ISP-capable devices have a different number of EEPROM cells, both the total fixed and total variable times are unique for a single device.

### Programming a Single MAX 7000A Device

The time required to program a single MAX 7000A device in-system can be calculated from the following formula:

$$t_{PROG} = t_{PPULSE} + \frac{Cycle_{PTCK}}{f_{TCK}}$$

where:  $t_{PROG}$  = Programming time  $t_{PPULSE}$  = Sum of the fixed times to erase, program, and

verify the EEPROM cells

 $Cycle_{PTCK}$  = Number of TCK cycles to program a device

= TCK frequency

The ISP times for a stand-alone verification of a single MAX 7000A device can be calculated from the following formula:

$$t_{VER} = t_{VPULSE} + \frac{Cycle_{VTCK}}{f_{TCK}}$$

where:  $t_{VER}$  = Verify time

 $t_{VPULSE}$  = Sum of the fixed times to verify the EEPROM cells

 $Cycle_{VTCK}$  = Number of TCK cycles to verify a device

The instruction register length of MAX 7000A devices is 10 bits. The user electronic signature (UES) register length in MAX 7000A devices is 16 bits. The MAX 7000AE USERCODE register length is 32 bits. Tables 9 and 10 show the boundary-scan register length and device IDCODE information for MAX 7000A devices.

Table 9. MAX 7000A Boundary-Scan Register Length								
Device	Boundary-Scan Register Length							
EPM7032AE	96							
EPM7064AE	192							
EPM7128A	288							
EPM7128AE	288							
EPM7256A	480							
EPM7256AE	480							
EPM7512AE	624							

Table 10. 32	Table 10. 32-Bit MAX 7000A Device IDCODE Note (1)											
Device		IDCODE (32 E	Bits)									
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer's Identity (11 Bits)	1 (1 Bit) (2)								
EPM7032AE	0001	0111 0000 0011 0010	00001101110	1								
EPM7064AE	0001	0111 0000 0110 0100	00001101110	1								
EPM7128A	0000	0111 0001 0010 1000	00001101110	1								
EPM7128AE	0001	0111 0001 0010 1000	00001101110	1								
EPM7256A	0000	0111 0010 0101 0110	00001101110	1								
EPM7256AE	0001	0111 0010 0101 0110	00001101110	1								
EPM7512AE	0001	0111 0101 0001 0010	00001101110	1								

#### Notes:

- (1) The most significant bit (MSB) is on the left.
- (2) The least significant bit (LSB) for all JTAG IDCODEs is 1.



See Application Note 39 (IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices) for more information on JTAG BST.




Figure 8 shows timing information for the JTAG signals.

Table 11 shows the JTAG timing parameters and values for MAX 7000A devices.

Table 11. JTAG Timing Parameters & Values for MAX 7000A Devices Note (1)									
Symbol	Parameter	Min	Max	Unit					
t <sub>JCP</sub>	TCK clock period	100		ns					
t <sub>JCH</sub>	TCK clock high time	50		ns					
t <sub>JCL</sub>	TCK clock low time	50		ns					
t <sub>JPSU</sub>	JTAG port setup time	20		ns					
t <sub>JPH</sub>	JTAG port hold time	45		ns					
t <sub>JPCO</sub>	JTAG port clock to output		25	ns					
t <sub>JPZX</sub>	JTAG port high impedance to valid output		25	ns					
t <sub>JPXZ</sub>	JTAG port valid output to high impedance		25	ns					
t <sub>JSSU</sub>	Capture register setup time	20		ns					
t <sub>JSH</sub>	Capture register hold time	45		ns					
t <sub>JSCO</sub>	Update register clock to output		25	ns					
t <sub>JSZX</sub>	Update register high impedance to valid output		25	ns					
t <sub>JSXZ</sub>	Update register valid output to high impedance		25	ns					

Note:

<sup>(1)</sup> Timing parameters shown in this table apply for all specified VCCIO levels.

# Power Sequencing & Hot-Socketing

Because MAX 7000A devices can be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. The  $V_{CCIO}$  and  $V_{CCINT}$  power planes can be powered in any order.

Signals can be driven into MAX 7000AE devices before and during power-up (and power-down) without damaging the device. Additionally, MAX 7000AE devices do not drive out during power-up. Once operating conditions are reached, MAX 7000AE devices operate as specified by the user.

MAX 7000AE device I/O pins will not source or sink more than 300  $\mu A$  of DC current during power-up. All pins can be driven up to 5.75 V during hot-socketing, except the OE1 and GLCRn pins. The OE1 and GLCRn pins can be driven up to 3.6 V during hot-socketing. After  $V_{CCINT}$  and  $V_{CCIO}$  reach the recommended operating conditions, these two pins are 5.0-V tolerant.

EPM7128A and EPM7256A devices do not support hot-socketing and may drive out during power-up.

## **Design Security**

All MAX 7000A devices contain a programmable security bit that controls access to the data programmed into the device. When this bit is programmed, a design implemented in the device cannot be copied or retrieved. This feature provides a high level of design security because programmed data within EEPROM cells is invisible. The security bit that controls this function, as well as all other programmed data, is reset only when the device is reprogrammed.

## **Generic Testing**

MAX 7000A devices are fully tested. Complete testing of each programmable EEPROM bit and all internal logic elements ensures 100% programming yield. AC test measurements are taken under conditions equivalent to those shown in Figure 9. Test patterns can be used and then erased during early stages of the production flow.

Symbol	Parameter	Conditions			Speed	Grade			Unit
			-	4		-7		10	
			Min	Max	Min	Max	Min	Max	
t <sub>IN</sub>	Input pad and buffer delay			0.6		1.1		1.4	ns
t <sub>IO</sub>	I/O input pad and buffer delay			0.6		1.1		1.4	ns
t <sub>FIN</sub>	Fast input delay			2.5		3.0		3.7	ns
t <sub>SEXP</sub>	Shared expander delay			1.8		3.0		3.9	ns
$t_{PEXP}$	Parallel expander delay			0.4		0.7		0.9	ns
$t_{LAD}$	Logic array delay			1.5		2.5		3.2	ns
t <sub>LAC</sub>	Logic control array delay			0.6		1.0		1.2	ns
t <sub>IOE</sub>	Internal output enable delay			0.0		0.0		0.0	ns
t <sub>OD1</sub>	Output buffer and pad delay, slow slew rate = off V <sub>CCIO</sub> = 3.3 V	C1 = 35 pF		0.8		1.3		1.8	ns
t <sub>OD2</sub>	Output buffer and pad delay, slow slew rate = off V <sub>CCIO</sub> = 2.5 V	C1 = 35 pF (5)		1.3		1.8		2.3	ns
t <sub>OD3</sub>	Output buffer and pad delay, slow slew rate = on V <sub>CCIO</sub> = 2.5 V or 3.3 V	C1 = 35 pF		5.8		6.3		6.8	ns
t <sub>ZX1</sub>	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 \text{ V}$	C1 = 35 pF		4.0		4.0		5.0	ns
t <sub>ZX2</sub>	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 \text{ V}$	C1 = 35 pF (5)		4.5		4.5		5.5	ns
t <sub>ZX3</sub>	Output buffer enable delay, slow slew rate = on V <sub>CCIO</sub> = 3.3 V	C1 = 35 pF		9.0		9.0		10.0	ns
$t_{XZ}$	Output buffer disable delay	C1 = 5 pF		4.0		4.0		5.0	ns
t <sub>SU</sub>	Register setup time		1.3		2.0		2.9		ns
t <sub>H</sub>	Register hold time		0.6		1.0		1.3		ns
t <sub>FSU</sub>	Register setup time of fast input		1.0		1.5		1.5		ns
t <sub>FH</sub>	Register hold time of fast input		1.5		1.5		1.5		ns
$t_{RD}$	Register delay			0.7		1.2		1.6	ns
t <sub>COMB</sub>	Combinatorial delay			0.6		0.9		1.3	ns
t <sub>IC</sub>	Array clock delay			1.2		1.9		2.5	ns

Symbol	Parameter	Conditions			Speed	Grade			Unit
		·	-5			7	-1	10	
			Min	Max	Min	Max	Min	Max	1
t <sub>PD1</sub>	Input to non- registered output	C1 = 35 pF (2)		5.5		7.5		10	ns
t <sub>PD2</sub>	I/O input to non- registered output	C1 = 35 pF (2)		5.5		7.5		10	ns
t <sub>SU</sub>	Global clock setup time	(2)	3.9		5.2		6.9		ns
t <sub>H</sub>	Global clock hold time	(2)	0.0		0.0		0.0		ns
t <sub>FSU</sub>	Global clock setup time of fast input		2.5		3.0		3.0		ns
t <sub>FH</sub>	Global clock hold time of fast input		0.0		0.0		0.0		ns
t <sub>CO1</sub>	Global clock to output delay	C1 = 35 pF	1.0	3.5	1.0	4.8	1.0	6.4	ns
t <sub>CH</sub>	Global clock high time		2.0		3.0		4.0		ns
t <sub>CL</sub>	Global clock low time		2.0		3.0		4.0		ns
t <sub>ASU</sub>	Array clock setup time	(2)	2.0		2.7		3.6		ns
t <sub>AH</sub>	Array clock hold time	(2)	0.2		0.3		0.5		ns
t <sub>ACO1</sub>	Array clock to output delay	C1 = 35 pF (2)	1.0	5.4	1.0	7.3	1.0	9.7	ns
t <sub>ACH</sub>	Array clock high time		2.0		3.0		4.0		ns
t <sub>ACL</sub>	Array clock low time		2.0		3.0		4.0		ns
t <sub>CPPW</sub>	Minimum pulse width for clear and preset	(3)	2.0		3.0		4.0		ns
t <sub>CNT</sub>	Minimum global clock period	(2)		5.8		7.9		10.5	ns
f <sub>CNT</sub>	Maximum internal global clock frequency	(2), (4)	172.4		126.6		95.2		MHz
t <sub>ACNT</sub>	Minimum array clock period	(2)		5.8		7.9		10.5	ns
f <sub>ACNT</sub>	Maximum internal array clock frequency	(2), (4)	172.4		126.6		95.2		MHz

Symbol	Parameter	Conditions			Speed	Grade			Unit
			-	5	-7		-10		
			Min	Max	Min	Max	Min	Max	
t <sub>IC</sub>	Array clock delay			1.2		1.6		2.1	ns
$t_{EN}$	Register enable time			0.8		1.0		1.3	ns
$t_{GLOB}$	Global control delay			1.0		1.5		2.0	ns
t <sub>PRE</sub>	Register preset time			1.6		2.3		3.0	ns
t <sub>CLR</sub>	Register clear time			1.6		2.3		3.0	ns
$t_{PIA}$	PIA delay	(2)		1.7		2.4		3.2	ns
$t_{LPA}$	Low-power adder	(6)		4.0		4.0		5.0	ns

Symbol	Parameter	Conditions			Speed	Grade			Unit
			-	7	-10		-12		
			Min	Max	Min	Max	Min	Max	
t <sub>IC</sub>	Array clock delay			1.8		2.3		2.9	ns
t <sub>EN</sub>	Register enable time			1.0		1.3		1.7	ns
$t_{GLOB}$	Global control delay			1.7		2.2		2.7	ns
t <sub>PRE</sub>	Register preset time			1.0		1.4		1.7	ns
t <sub>CLR</sub>	Register clear time			1.0		1.4		1.7	ns
$t_{PIA}$	PIA delay	(2)		3.0		4.0		4.8	ns
$t_{LPA}$	Low-power adder	(6)		4.5		5.0		5.0	ns

Symbol	Parameter	Conditions				Speed	Grade	Grade				
			-	6	-	7	-10		-1	12		
			Min	Max	Min	Max	Min	Max	Min	Max		
$t_{IN}$	Input pad and buffer delay			0.6		0.7		0.9		1.1	ns	
$t_{IO}$	I/O input pad and buffer delay			0.6		0.7		0.9		1.1	ns	
$t_{FIN}$	Fast input delay			2.7		3.1		3.6		3.9	ns	
$t_{SEXP}$	Shared expander delay			2.5		3.2		4.3		5.1	ns	
$t_{PEXP}$	Parallel expander delay			0.7		0.8		1.1		1.3	ns	
$t_{LAD}$	Logic array delay			2.4		3.0		4.1		4.9	ns	
t <sub>LAC</sub>	Logic control array delay			2.4		3.0		4.1		4.9	ns	
t <sub>IOE</sub>	Internal output enable delay			0.0		0.0		0.0		0.0	ns	
t <sub>OD1</sub>	Output buffer and pad delay, slow slew rate = off V <sub>CCIO</sub> = 3.3 V	C1 = 35 pF		0.4		0.6		0.7		0.9	ns	
t <sub>OD2</sub>	Output buffer and pad delay, slow slew rate = off V <sub>CCIO</sub> = 2.5 V	C1 = 35 pF (5)		0.9		1.1		1.2		1.4	ns	
t <sub>OD3</sub>	Output buffer and pad delay, slow slew rate = on V <sub>CCIO</sub> = 2.5 V or 3.3 V	C1 = 35 pF		5.4		5.6		5.7		5.9	ns	
t <sub>ZX1</sub>	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 \text{ V}$	C1 = 35 pF		4.0		4.0		5.0		5.0	ns	
t <sub>ZX2</sub>	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 \text{ V}$	C1 = 35 pF (5)		4.5		4.5		5.5		5.5	ns	
t <sub>ZX3</sub>	Output buffer enable delay, slow slew rate = on $V_{CCIO} = 3.3 \text{ V}$	C1 = 35 pF		9.0		9.0		10.0		10.0	ns	
$t_{XZ}$	Output buffer disable delay	C1 = 5 pF		4.0		4.0		5.0		5.0	ns	
t <sub>SU</sub>	Register setup time		1.9		2.4		3.1		3.8		ns	
t <sub>H</sub>	Register hold time		1.5		2.2		3.3		4.3		ns	
t <sub>FSU</sub>	Register setup time of fast input		0.8		1.1		1.1		1.1		ns	
t <sub>FH</sub>	Register hold time of fast input		1.7		1.9		1.9		1.9		ns	

Table 2	9. EPM7256A External Tir	ning Parame	ters	Note	(1)						
Symbol	Parameter	Conditions		Speed Grade							Unit
			-6		-7		-10			12	
			Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>PD1</sub>	Input to non-registered output	C1 = 35 pF (2)		6.0		7.5		10.0		12.0	ns
t <sub>PD2</sub>	I/O input to non- registered output	C1 = 35 pF (2)		6.0		7.5		10.0		12.0	ns
t <sub>SU</sub>	Global clock setup time	(2)	3.7		4.6		6.2		7.4		ns
t <sub>H</sub>	Global clock hold time	(2)	0.0		0.0		0.0		0.0		ns
t <sub>FSU</sub>	Global clock setup time of fast input		2.5		3.0		3.0		3.0		ns
t <sub>FH</sub>	Global clock hold time of fast input		0.0		0.0		0.0		0.0		ns
t <sub>CO1</sub>	Global clock to output delay	C1 = 35 pF	1.0	3.3	1.0	4.2	1.0	5.5	1.0	6.6	ns
t <sub>CH</sub>	Global clock high time		3.0		3.0		4.0		4.0		ns
t <sub>CL</sub>	Global clock low time		3.0		3.0		4.0		4.0		ns
t <sub>ASU</sub>	Array clock setup time	(2)	0.8		1.0		1.4		1.6		ns
t <sub>AH</sub>	Array clock hold time	(2)	1.9		2.7		4.0		5.1		ns
t <sub>ACO1</sub>	Array clock to output delay	C1 = 35 pF (2)	1.0	6.2	1.0	7.8	1.0	10.3	1.0	12.4	ns
t <sub>ACH</sub>	Array clock high time		3.0		3.0		4.0		4.0		ns
t <sub>ACL</sub>	Array clock low time		3.0		3.0		4.0		4.0		ns
t <sub>CPPW</sub>	Minimum pulse width for clear and preset	(3)	3.0		3.0		4.0		4.0		ns
t <sub>CNT</sub>	Minimum global clock period	(2)		6.4		8.0		10.7		12.8	ns
f <sub>CNT</sub>	Maximum internal global clock frequency	(2), (4)	156.3		125.0		93.5		78.1		MHz
t <sub>ACNT</sub>	Minimum array clock period	(2)		6.4		8.0		10.7		12.8	ns
f <sub>ACNT</sub>	Maximum internal array clock frequency	(2), (4)	156.3		125.0		93.5		78.1		MHz

The parameters in this equation are:

MC<sub>TON</sub> = Number of macrocells with the Turbo Bit option turned on, as reported in the MAX+PLUS II Report File (.rpt)

 $MC_{DEV}$  = Number of macrocells in the device

 $MC_{USED}$  = Total number of macrocells in the design, as reported in

the Report File

 $f_{MAX}$  = Highest clock frequency to the device

tog<sub>LC</sub> = Average percentage of logic cells toggling at each clock

(typically 12.5%)


A, B, C = Constants, shown in Table 31

Table 31. MAX 7000A I <sub>CC</sub> Equation Constants									
Device	A	В	C						
EPM7032AE	0.71	0.30	0.014						
EPM7064AE	0.71	0.30	0.014						
EPM7128A	0.71	0.30	0.014						
EPM7128AE	0.71	0.30	0.014						
EPM7256A	0.71	0.30	0.014						
EPM7256AE	0.71	0.30	0.014						
EPM7512AE	0.71	0.30	0.014						

This calculation provides an  $I_{CC}$  estimate based on typical conditions using a pattern of a 16-bit, loadable, enabled, up/down counter in each LAB with no output load. Actual  $I_{CC}$  should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions.

Figure 13 shows the typical supply current versus frequency for MAX 7000A devices.

Figure 13. I<sub>CC</sub> vs. Frequency for MAX 7000A Devices (Part 1 of 2)



### EPM7128A & EPM7128AE




Figure 15. 49-Pin Ultra FineLine BGA Package Pin-Out Diagram

Package outlines not drawn to scale.




Figure 16. 84-Pin PLCC Package Pin-Out Diagram

Package outline not drawn to scale.




Figure 21. 208-Pin PQFP Package Pin-Out Diagram

Package outline not drawn to scale.





Figure 22. 256-Pin BGA Package Pin-Out Diagram

Package outline not drawn to scale.



### Version 4.3

The following changes were made in the MAX 7000A Programmable Logic Device Data Sheet version 4.3:

- Added extended temperature devices to document
- Updated Table 14.

### Version 4.2

The following changes were made in the MAX 7000A Programmable Logic Device Data Sheet version 4.2:

- Removed *Note* (1) from Table 2.
- Removed *Note* (4) from Tables 3 and 4.

#### Version 4.1

The following changes were made in the MAX 7000A Programmable Logic Device Data Sheet version 4.1:

- Updated leakage current information in Table 15.
- Updated Note (9) of Table 15.
- Updated *Note* (1) of Tables 17 through 30.



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Literature Services: lit\_reg@altera.com Copyright © 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation.

Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

L.S. EN ISO 9001