E·XFL

Intel - EPM7512AEQC208-10 Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	10 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	32
Number of Macrocells	512
Number of Gates	10000
Number of I/O	176
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epm7512aeqc208-10

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

The MAX 7000A architecture supports 100% transistor-to-transistor logic (TTL) emulation and high-density integration of SSI, MSI, and LSI logic functions. It easily integrates multiple devices including PALs, GALs, and 22V10s devices. MAX 7000A devices are available in a wide range of packages, including PLCC, BGA, FineLine BGA, Ultra FineLine BGA, PQFP, and TQFP packages. See Table 3 and Table 4.

Table 3. MAX 700	OA Maximum U	lser I/O Pins	Note (1)			
Device	44-Pin PLCC	44-Pin TQFP	49-Pin Ultra FineLine BGA (2)	84-Pin PLCC	100-Pin TQFP	100-Pin FineLine BGA (3)
EPM7032AE	36	36				
EPM7064AE	36	36	41		68	68
EPM7128A				68	84	84
EPM7128AE				68	84	84
EPM7256A					84	
EPM7256AE					84	84
EPM7512AE						

Table 4. MAX 7000A Maximum User I/O PinsNote (1)							
Device	144-Pin TQFP	169-Pin Ultra FineLine BGA <i>(2)</i>	208-Pin PQFP	256-Pin BGA	256-Pin FineLine BGA (3)		
EPM7032AE							
EPM7064AE							
EPM7128A	100				100		
EPM7128AE	100	100			100		
EPM7256A	120		164		164		
EPM7256AE	120		164		164		
EPM7512AE	120		176	212	212		

Notes to tables:

- (1) When the IEEE Std. 1149.1 (JTAG) interface is used for in-system programming or boundary-scan testing, four I/O pins become JTAG pins.
- (2) All Ultra FineLine BGA packages are footprint-compatible via the SameFrameTM feature. Therefore, designers can design a board to support a variety of devices, providing a flexible migration path across densities and pin counts. Device migration is fully supported by Altera development tools. See "SameFrame Pin-Outs" on page 15 for more details.
- (3) All FineLine BGA packages are footprint-compatible via the SameFrame feature. Therefore, designers can design a board to support a variety of devices, providing a flexible migration path across densities and pin counts. Device migration is fully supported by Altera development tools. See "SameFrame Pin-Outs" on page 15 for more details.

Functional Description

The MAX 7000A architecture includes the following elements:

- Logic array blocks (LABs)
- Macrocells
- Expander product terms (shareable and parallel)
- Programmable interconnect array
- I/O control blocks

The MAX 7000A architecture includes four dedicated inputs that can be used as general-purpose inputs or as high-speed, global control signals (clock, clear, and two output enable signals) for each macrocell and I/O pin. Figure 1 shows the architecture of MAX 7000A devices.



Figure 1. MAX 7000A Device Block Diagram

Note:

(1) EPM7032AE, EPM7064AE, EPM7128A, EPM7128AE, EPM7256A, and EPM7256AE devices have six output enables. EPM7512AE devices have 10 output enables.

Logic Array Blocks

The MAX 7000A device architecture is based on the linking of high-performance LABs. LABs consist of 16-macrocell arrays, as shown in Figure 1. Multiple LABs are linked together via the PIA, a global bus that is fed by all dedicated input pins, I/O pins, and macrocells.

Each LAB is fed by the following signals:

- **3**6 signals from the PIA that are used for general logic inputs
- Global controls that are used for secondary register functions
- Direct input paths from I/O pins to the registers that are used for fast setup times

Figure 5. MAX 7000A PIA Routing



While the routing delays of channel-based routing schemes in masked or FPGAs are cumulative, variable, and path-dependent, the MAX 7000A PIA has a predictable delay. The PIA makes a design's timing performance easy to predict.

I/O Control Blocks

The I/O control block allows each I/O pin to be individually configured for input, output, or bidirectional operation. All I/O pins have a tri-state buffer that is individually controlled by one of the global output enable signals or directly connected to ground or V_{CC} . Figure 6 shows the I/O control block for MAX 7000A devices. The I/O control block has 6 or 10 global output enable signals that are driven by the true or complement of two output enable signals, a subset of the I/O pins, or a subset of the I/O macrocells.

Programming Times

The time required to implement each of the six programming stages can be broken into the following two elements:

- A pulse time to erase, program, or read the EEPROM cells.
- A shifting time based on the test clock (TCK) frequency and the number of TCK cycles to shift instructions, address, and data into the device.

By combining the pulse and shift times for each of the programming stages, the program or verify time can be derived as a function of the TCK frequency, the number of devices, and specific target device(s). Because different ISP-capable devices have a different number of EEPROM cells, both the total fixed and total variable times are unique for a single device.

Programming a Single MAX 7000A Device

The time required to program a single MAX 7000A device in-system can be calculated from the following formula:

$t_{PROG} = t_{PPULSE} + \frac{Cycle_{PTCK}}{f_{TCK}}$							
where: t_{PROG}	= Programming time						
t _{PPULSE}	= Sum of the fixed times to erase, program, and verify the EEPROM cells						
<i>Cycle_{PTCK}</i>	= Number of TCK cycles to program a device						
f _{TCK}	= TCK frequency						

The ISP times for a stand-alone verification of a single MAX 7000A device can be calculated from the following formula:

$t_{VER} = t_{VPULSE} + \frac{C_1}{2}$	f _{TCK}
where: t_{VER} t_{VPULSE} $Cycle_{VTCK}$	= Verify time= Sum of the fixed times to verify the EEPROM cells= Number of TCK cycles to verify a device

The programming times described in Tables 5 through 7 are associated with the worst-case method using the enhanced ISP algorithm.

Table 5. MAX 7000A t _{PULSE} & Cycle _{TCK} Values							
Device	Progra	amming	Stand-Alone	e Verification			
	<i>t_{PPULSE}</i> (s)	Cycle _{PTCK}	t _{VPULSE} (s)	Cycle _{VTCK}			
EPM7032AE	2.00	55,000	0.002	18,000			
EPM7064AE	2.00	105,000	0.002	35,000			
EPM7128AE	2.00	205,000	0.002	68,000			
EPM7256AE	2.00	447,000	0.002	149,000			
EPM7512AE	2.00	890,000	0.002	297,000			
EPM7128A (1)	5.11	832,000	0.03	528,000			
EPM7256A (1)	6.43	1,603,000	0.03	1,024,000			

Tables 6 and 7 show the in-system programming and stand alone verification times for several common test clock frequencies.

Table 6. MAX 7000A In-System Programming Times for Different Test Clock Frequencies									
Device		f _{TCK}							Units
	10 MHz	5 MHz	2 MHz	1 MHz	500 kHz	200 kHz	100 kHz	50 kHz	
EPM7032AE	2.01	2.01	2.03	2.06	2.11	2.28	2.55	3.10	S
EPM7064AE	2.01	2.02	2.05	2.11	2.21	2.53	3.05	4.10	S
EPM7128AE	2.02	2.04	2.10	2.21	2.41	3.03	4.05	6.10	S
EPM7256AE	2.05	2.09	2.23	2.45	2.90	4.24	6.47	10.94	S
EPM7512AE	2.09	2.18	2.45	2.89	3.78	6.45	10.90	19.80	S
EPM7128A (1)	5.19	5.27	5.52	5.94	6.77	9.27	13.43	21.75	S
EPM7256A (1)	6.59	6.75	7.23	8.03	9.64	14.45	22.46	38.49	S

The instruction register length of MAX 7000A devices is 10 bits. The user electronic signature (UES) register length in MAX 7000A devices is 16 bits. The MAX 7000AE USERCODE register length is 32 bits. Tables 9 and 10 show the boundary-scan register length and device IDCODE information for MAX 7000A devices.

Table 9. MAX 7000A Boundary-Scan Register Length				
Device	Boundary-Scan Register Length			
EPM7032AE	96			
EPM7064AE	192			
EPM7128A	288			
EPM7128AE	288			
EPM7256A	480			
EPM7256AE	480			
EPM7512AE	624			

Table 10. 32-Bit MAX 7000A Device IDCODENote (1)							
Device	IDCODE (32 Bits)						
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer's Identity (11 Bits)	1 (1 Bit) (2)			
EPM7032AE	0001	0111 0000 0011 0010	00001101110	1			
EPM7064AE	0001	0111 0000 0110 0100	00001101110	1			
EPM7128A	0000	0111 0001 0010 1000	00001101110	1			
EPM7128AE	0001	0111 0001 0010 1000	00001101110	1			
EPM7256A	0000	0111 0010 0101 0110	00001101110	1			
EPM7256AE	0001	0111 0010 0101 0110	00001101110	1			
EPM7512AE	0001	0111 0101 0001 0010	00001101110	1			

Notes:

(1) The most significant bit (MSB) is on the left.

(2) The least significant bit (LSB) for all JTAG IDCODEs is 1.



See *Application Note 39 (IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices)* for more information on JTAG BST.

Programmable Speed/Power Control

MAX 7000A devices offer a power-saving mode that supports low-power operation across user-defined signal paths or the entire device. This feature allows total power dissipation to be reduced by 50% or more because most logic applications require only a small fraction of all gates to operate at maximum frequency.

The designer can program each individual macrocell in a MAX 7000A device for either high-speed (i.e., with the Turbo BitTM option turned on) or low-power operation (i.e., with the Turbo Bit option turned off). As a result, speed-critical paths in the design can run at high speed, while the remaining paths can operate at reduced power. Macrocells that run at low power incur a nominal timing delay adder (t_{LPA}) for the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , \mathbf{t}_{ACL} , and $\mathbf{t_{CPPW}}$ parameters.

Output Configuration

MAX 7000A device outputs can be programmed to meet a variety of system-level requirements.

MultiVolt I/O Interface

The MAX 7000A device architecture supports the MultiVolt I/O interface feature, which allows MAX 7000A devices to connect to systems with differing supply voltages. MAX 7000A devices in all packages can be set for 2.5-V, 3.3-V, or 5.0-V I/O pin operation. These devices have one set of VCC pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The VCCIO pins can be connected to either a 3.3-V or 2.5-V power supply, depending on the output requirements. When the VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is at 3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices operating with V_{CCIO} levels lower than 3.0 V incur a slightly greater timing delay of t_{OD2} instead of t_{OD1} . Inputs can always be driven by 2.5-V, 3.3-V, or 5.0-V signals.

Table 12 describes the MAX 7000A MultiVolt I/O support.

Table 12. MAX 7000A MultiVolt I/O Support						
V _{CCIO} Voltage Input Signal (V) Output Signal (V)						I (V)
	2.5	3.3	5.0	2.5	3.3	5.0
2.5	~	~	~	\checkmark		
3.3	\checkmark	\checkmark	\checkmark		\checkmark	\checkmark

Table 14. MAX 7000A Device Recommended Operating Conditions									
Symbol	Parameter	Conditions	Min	Max	Unit				
V _{CCINT}	Supply voltage for internal logic and input buffers	(3), (13)	3.0	3.6	V				
V _{CCIO}	Supply voltage for output drivers, 3.3-V operation	(3)	3.0	3.6	V				
	Supply voltage for output drivers, 2.5-V operation	(3)	2.3	2.7	V				
V _{CCISP}	Supply voltage during in- system programming		3.0	3.6	V				
VI	Input voltage	(4)	-0.5	5.75	V				
Vo	Output voltage		0	V _{CCIO}	V				
T _A	Ambient temperature	Commercial range	0	70	°C				
		Industrial range (5)	-40	85	°C				
Τ _J	Junction temperature	Commercial range	0	90	°C				
		Industrial range (5)	-40	105	°C				
		Extended range (5)	-40	130	°C				
t _R	Input rise time			40	ns				
t _F	Input fall time			40	ns				

Table 15. MAX 7000A Device DC Operating Conditions Note (6)									
Symbol	Parameter	Conditions	Min	Max	Unit				
V _{IH}	High-level input voltage		1.7	5.75	V				
V _{IL}	Low-level input voltage		-0.5	0.8	V				
V _{OH}	3.3-V high-level TTL output voltage	$I_{OH} = -8 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V}$ (7)	2.4		V				
	3.3-V high-level CMOS output voltage	I _{OH} = -0.1 mA DC, V _{CCIO} = 3.00 V (7)	V _{CCIO} – 0.2		V				
	2.5-V high-level output voltage	I _{OH} = −100 μA DC, V _{CCIO} = 2.30 V (7)	2.1		V				
		$I_{OH} = -1 \text{ mA DC}, V_{CCIO} = 2.30 \text{ V}$ (7)	2.0		V				
		$I_{OH} = -2 \text{ mA DC}, V_{CCIO} = 2.30 \text{ V}$ (7)	1.7		V				
V _{OL}	3.3-V low-level TTL output voltage	I _{OL} = 8 mA DC, V _{CCIO} = 3.00 V (8)		0.45	V				
	3.3-V low-level CMOS output voltage	$I_{OL} = 0.1 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V}$ (8)		0.2	V				
	2.5-V low-level output voltage	I_{OL} = 100 μA DC, V_{CCIO} = 2.30 V (8)		0.2	V				
		I_{OL} = 1 mA DC, V_{CCIO} = 2.30 V (8)		0.4	V				
		I_{OL} = 2 mA DC, V_{CCIO} = 2.30 V (8)		0.7	V				
I _I	Input leakage current	$V_{I} = -0.5$ to 5.5 V (9)	-10	10	μΑ				
I _{OZ}	Tri-state output off-state current	V _I = -0.5 to 5.5 V <i>(9)</i>	-10	10	μΑ				
R _{ISP}	Value of I/O pin pull-up resistor	V _{CCIO} = 3.0 to 3.6 V (10)	20	50	kΩ				
	during in-system programming	V _{CCIO} = 2.3 to 2.7 V (10)	30	80	kΩ				
	or during power-up	V _{CCIO} = 2.3 to 3.6 V (11)	20	74	kΩ				

Table 1	Table 16. MAX 7000A Device CapacitanceNote (12)										
Symbol	Parameter	Conditions	Min	Max	Unit						
C _{IN}	Input pin capacitance	V _{IN} = 0 V, f = 1.0 MHz		8	pF						
C _{I/O}	I/O pin capacitance	V _{OUT} = 0 V, f = 1.0 MHz		8	pF						

Figure 11. MAX 7000A Timing Model



The timing characteristics of any signal path can be derived from the timing model and parameters of a particular device. External timing parameters, which represent pin-to-pin timing delays, can be calculated as the sum of internal parameters. Figure 12 shows the timing relationship between internal and external delay parameters.



See *Application Note 94 (Understanding MAX 7000 Timing)* for more information.

Symbol	Parameter	Conditions			Speed	Grade			Unit
			-	4	-	7		10	
			Min	Max	Min	Max	Min	Max	
t _{IN}	Input pad and buffer delay			0.7		1.2		1.5	ns
t _{IO}	I/O input pad and buffer delay			0.7		1.2		1.5	ns
t _{FIN}	Fast input delay			2.3		2.8		3.4	ns
t _{SEXP}	Shared expander delay			1.9		3.1		4.0	ns
t _{PEXP}	Parallel expander delay			0.5		0.8		1.0	ns
t _{LAD}	Logic array delay			1.5		2.5		3.3	ns
t _{LAC}	Logic control array delay			0.6		1.0		1.2	ns
t _{IOE}	Internal output enable delay			0.0		0.0		0.0	ns
t _{OD1}	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		0.8		1.3		1.8	ns
t _{OD2}	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		1.3		1.8		2.3	ns
t _{OD3}	Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$	C1 = 35 pF		5.8		6.3		6.8	ns
t _{ZX1}	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		4.0		4.0		5.0	ns
t _{ZX2}	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		4.5		4.5		5.5	ns
t _{ZX3}	Output buffer enable delay, slow slew rate = on $V_{CCIO} = 3.3 V$	C1 = 35 pF		9.0		9.0		10.0	ns
t _{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		4.0		5.0	ns
t _{SU}	Register setup time		1.3		2.0		2.8		ns
t _H	Register hold time		0.6		1.0		1.3		ns
t _{FSU}	Register setup time of fast input		1.0		1.5		1.5		ns
t _{FH}	Register hold time of fast input		1.5		1.5		1.5		ns
t _{RD}	Register delay			0.7		1.2		1.5	ns
t _{COMB}	Combinatorial delay			0.6		1.0		1.3	ns

Table 1	9. EPM7064AE External	Timing Parai	neters	Note (1))				1			
Symbol	Parameter	Conditions		Speed Grade								
				4	-	7	-1	0				
			Min	Max	Min	Max	Min	Max				
t _{PD1}	Input to non- registered output	C1 = 35 pF (2)		4.5		7.5		10.0	ns			
t _{PD2}	I/O input to non- registered output	C1 = 35 pF (2)		4.5		7.5		10.0	ns			
t _{SU}	Global clock setup time	(2)	2.8		4.7		6.2		ns			
t _H	Global clock hold time	(2)	0.0		0.0		0.0		ns			
t _{FSU}	Global clock setup time of fast input		2.5		3.0		3.0		ns			
t _{FH}	Global clock hold time of fast input		0.0		0.0		0.0		ns			
t _{CO1}	Global clock to output delay	C1 = 35 pF	1.0	3.1	1.0	5.1	1.0	7.0	ns			
t _{CH}	Global clock high time		2.0		3.0		4.0		ns			
t _{CL}	Global clock low time		2.0		3.0		4.0		ns			
t _{ASU}	Array clock setup time	(2)	1.6		2.6		3.6		ns			
t _{AH}	Array clock hold time	(2)	0.3		0.4		0.6		ns			
t _{ACO1}	Array clock to output delay	C1 = 35 pF (2)	1.0	4.3	1.0	7.2	1.0	9.6	ns			
t _{ACH}	Array clock high time		2.0		3.0		4.0		ns			
t _{ACL}	Array clock low time		2.0		3.0		4.0		ns			
t _{CPPW}	Minimum pulse width for clear and preset	(3)	2.0		3.0		4.0		ns			
t _{CNT}	Minimum global clock period	(2)		4.5		7.4		10.0	ns			
f _{CNT}	Maximum internal global clock frequency	(2), (4)	222.2		135.1		100.0		MHz			
t _{acnt}	Minimum array clock period	(2)		4.5		7.4		10.0	ns			
f _{acnt}	Maximum internal array clock frequency	(2), (4)	222.2		135.1		100.0		MHz			

Symbol	Parameter	Conditions			Speed	Grade			Unit
			-	4		7	-	10	
			Min	Max	Min	Max	Min	Max	
t _{IN}	Input pad and buffer delay			0.6		1.1		1.4	ns
t _{IO}	I/O input pad and buffer delay			0.6		1.1		1.4	ns
t _{FIN}	Fast input delay			2.5		3.0		3.7	ns
t _{SEXP}	Shared expander delay			1.8		3.0		3.9	ns
t _{PEXP}	Parallel expander delay			0.4		0.7		0.9	ns
t _{LAD}	Logic array delay			1.5		2.5		3.2	ns
t _{LAC}	Logic control array delay			0.6		1.0		1.2	ns
t _{IOE}	Internal output enable delay			0.0		0.0		0.0	ns
t _{OD1}	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		0.8		1.3		1.8	ns
t _{OD2}	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		1.3		1.8		2.3	ns
t _{OD3}	Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$	C1 = 35 pF		5.8		6.3		6.8	ns
t _{ZX1}	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		4.0		4.0		5.0	ns
t _{ZX2}	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		4.5		4.5		5.5	ns
t _{ZX3}	Output buffer enable delay, slow slew rate = on $V_{CCIO} = 3.3 V$	C1 = 35 pF		9.0		9.0		10.0	ns
t _{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		4.0		5.0	ns
t _{SU}	Register setup time		1.3		2.0		2.9		ns
t _H	Register hold time		0.6		1.0		1.3		ns
t _{FSU}	Register setup time of fast input		1.0		1.5		1.5		ns
t _{FH}	Register hold time of fast input		1.5		1.5		1.5		ns
t _{RD}	Register delay			0.7		1.2		1.6	ns
t _{COMB}	Combinatorial delay			0.6		0.9		1.3	ns
t _{IC}	Array clock delay			1.2		1.9		2.5	ns

Altera Corporation

Symbol	Parameter	Conditions			Speed	Grade			Unit
			-	5	-	7		10	
			Min	Max	Min	Max	Min	Max	
t _{IN}	Input pad and buffer delay			0.7		1.0		1.4	ns
t _{IO}	I/O input pad and buffer delay			0.7		1.0		1.4	ns
t _{FIN}	Fast input delay			2.5		3.0		3.4	ns
t _{SEXP}	Shared expander delay			2.0		2.9		3.8	ns
t _{PEXP}	Parallel expander delay			0.4		0.7		0.9	ns
t _{LAD}	Logic array delay			1.6		2.4		3.1	ns
t _{LAC}	Logic control array delay			0.7		1.0		1.3	ns
t _{IOE}	Internal output enable delay			0.0		0.0		0.0	ns
t _{OD1}	Output buffer and pad delay, slow slew rate = off V _{CCIO} = 3.3 V	C1 = 35 pF		0.8		1.2		1.6	ns
t _{OD2}	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		1.3		1.7		2.1	ns
t _{OD3}	Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5$ V or 3.3 V	C1 = 35 pF		5.8		6.2		6.6	ns
t _{ZX1}	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		4.0		4.0		5.0	ns
t _{ZX2}	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		4.5		4.5		5.5	ns
t _{ZX3}	Output buffer enable delay, slow slew rate = on $V_{CCIO} = 3.3 V$	C1 = 35 pF		9.0		9.0		10.0	ns
t_{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		4.0		5.0	ns
t _{SU}	Register setup time		1.4		2.1		2.9		ns
t _H	Register hold time		0.6		1.0		1.3		ns
t _{FSU}	Register setup time of fast input		1.1		1.6		1.6		ns
t _{FH}	Register hold time of fast input		1.4		1.4		1.4		ns
t _{RD}	Register delay			0.8		1.2		1.6	ns
t _{COMB}	Combinatorial delay			0.5		0.9		1.3	ns
t _{IC}	Array clock delay			1.2		1.7		2.2	ns

Altera Corporation

Symbol	Parameter	Conditions			Speed	Grade			Unit
			-	7	-'	10		12	
			Min	Max	Min	Max	Min	Max	1
t _{IN}	Input pad and buffer delay			0.7		0.9		1.0	ns
t _{IO}	I/O input pad and buffer delay			0.7		0.9		1.0	ns
t _{FIN}	Fast input delay			3.1		3.6		4.1	ns
t _{SEXP}	Shared expander delay			2.7		3.5		4.4	ns
t _{PEXP}	Parallel expander delay			0.4		0.5		0.6	ns
t _{LAD}	Logic array delay			2.2		2.8		3.5	ns
t _{LAC}	Logic control array delay			1.0		1.3		1.7	ns
t _{IOE}	Internal output enable delay			0.0		0.0		0.0	ns
t _{OD1}	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		1.0		1.5		1.7	ns
t _{OD2}	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		1.5		2.0		2.2	ns
t _{OD3}	Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$	C1 = 35 pF		6.0		6.5		6.7	ns
t _{ZX1}	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		4.0		5.0		5.0	ns
t _{ZX2}	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		4.5		5.5		5.5	ns
t _{ZX3}	Output buffer enable delay, slow slew rate = on $V_{CCIO} = 3.3 V$	C1 = 35 pF		9.0		10.0		10.0	ns
t _{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		5.0		5.0	ns
t _{SU}	Register setup time		2.1		3.0		3.5		ns
t _H	Register hold time		0.6		0.8		1.0		ns
t _{FSU}	Register setup time of fast input		1.6		1.6		1.6		ns
t _{FH}	Register hold time of fast input		1.4		1.4		1.4		ns
t _{RD}	Register delay			1.3		1.7		2.1	ns
t _{COMB}	Combinatorial delay			0.6		0.8		1.0	ns

Г

Table 28. EPM7128A Internal Timing Parameters (Part 1 of 2) Note (1)											
Symbol	Parameter	Conditions				Speed	Grade				Unit
			-	6	-	.7 -		-10 -1		12	1
			Min	Мах	Min	Max	Min	Мах	Min	Max	
t _{IN}	Input pad and buffer delay			0.6		0.7		0.9		1.1	ns
t _{IO}	I/O input pad and buffer delay			0.6		0.7		0.9		1.1	ns
t _{FIN}	Fast input delay			2.7		3.1		3.6		3.9	ns
t _{SEXP}	Shared expander delay			2.5		3.2		4.3		5.1	ns
t _{PEXP}	Parallel expander delay			0.7		0.8		1.1		1.3	ns
t _{LAD}	Logic array delay			2.4		3.0		4.1		4.9	ns
t _{LAC}	Logic control array delay			2.4		3.0		4.1		4.9	ns
t _{IOE}	Internal output enable delay			0.0		0.0		0.0		0.0	ns
t _{OD1}	Output buffer and pad delay, slow slew rate = off V_{CCIO} = 3.3 V	C1 = 35 pF		0.4		0.6		0.7		0.9	ns
t _{OD2}	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		0.9		1.1		1.2		1.4	ns
t _{OD3}	Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5$ V or 3.3 V	C1 = 35 pF		5.4		5.6		5.7		5.9	ns
t _{ZX1}	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 \text{ V}$	C1 = 35 pF		4.0		4.0		5.0		5.0	ns
t _{ZX2}	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		4.5		4.5		5.5		5.5	ns
t _{ZX3}	Output buffer enable delay, slow slew rate = on $V_{CCIO} = 3.3 V$	C1 = 35 pF		9.0		9.0		10.0		10.0	ns
t _{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		4.0		5.0		5.0	ns
t _{SU}	Register setup time		1.9		2.4		3.1		3.8		ns
t _H	Register hold time		1.5		2.2		3.3		4.3		ns
t _{FSU}	Register setup time of fast input		0.8		1.1		1.1		1.1		ns
t _{FH}	Register hold time of fast input		1.7		1.9		1.9		1.9		ns

Table 2	Table 29. EPM7256A External Timing Parameters Note (1)										
Symbol	Parameter	Conditions				Speed	Grade				Unit
			-	6	-7		-10		-12		
			Min	Max	Min	Max	Min	Мах	Min	Мах	
t _{PD1}	Input to non-registered output	C1 = 35 pF (2)		6.0		7.5		10.0		12.0	ns
t _{PD2}	I/O input to non- registered output	C1 = 35 pF (2)		6.0		7.5		10.0		12.0	ns
t _{SU}	Global clock setup time	(2)	3.7		4.6		6.2		7.4		ns
t _H	Global clock hold time	(2)	0.0		0.0		0.0		0.0		ns
t _{FSU}	Global clock setup time of fast input		2.5		3.0		3.0		3.0		ns
t _{FH}	Global clock hold time of fast input		0.0		0.0		0.0		0.0		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF	1.0	3.3	1.0	4.2	1.0	5.5	1.0	6.6	ns
t _{CH}	Global clock high time		3.0		3.0		4.0		4.0		ns
t _{CL}	Global clock low time		3.0		3.0		4.0		4.0		ns
t _{ASU}	Array clock setup time	(2)	0.8		1.0		1.4		1.6		ns
t _{AH}	Array clock hold time	(2)	1.9		2.7		4.0		5.1		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF (2)	1.0	6.2	1.0	7.8	1.0	10.3	1.0	12.4	ns
t _{ACH}	Array clock high time		3.0		3.0		4.0		4.0		ns
t _{ACL}	Array clock low time		3.0		3.0		4.0		4.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(3)	3.0		3.0		4.0		4.0		ns
t _{CNT}	Minimum global clock period	(2)		6.4		8.0		10.7		12.8	ns
f _{CNT}	Maximum internal global clock frequency	(2), (4)	156.3		125.0		93.5		78.1		MHz
t _{acnt}	Minimum array clock period	(2)		6.4		8.0		10.7		12.8	ns
f _{acnt}	Maximum internal array clock frequency	(2), (4)	156.3		125.0		93.5		78.1		MHz



Figure 13. I_{CC} vs. Frequency for MAX 7000A Devices (Part 2 of 2)

Device Pin-Outs

See the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin-out information.

Figures 14 through 23 show the package pin-out diagrams for MAX 7000A devices.

Figure 14. 44-Pin PLCC/TQFP Package Pin-Out Diagram

Package outlines not drawn to scale.



Altera Corporation

Figure 22. 256-Pin BGA Package Pin-Out Diagram

Package outline not drawn to scale.

