E·XFL

Intel - EPM7512AEQC208-7 Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	7.5 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	32
Number of Macrocells	512
Number of Gates	10000
Number of I/O	176
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epm7512aeqc208-7

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




Figure 1. MAX 7000A Device Block Diagram

Note:

(1) EPM7032AE, EPM7064AE, EPM7128A, EPM7128AE, EPM7256A, and EPM7256AE devices have six output enables. EPM7512AE devices have 10 output enables.

Logic Array Blocks


The MAX 7000A device architecture is based on the linking of high-performance LABs. LABs consist of 16-macrocell arrays, as shown in Figure 1. Multiple LABs are linked together via the PIA, a global bus that is fed by all dedicated input pins, I/O pins, and macrocells.

Each LAB is fed by the following signals:

- **3**6 signals from the PIA that are used for general logic inputs
- Global controls that are used for secondary register functions
- Direct input paths from I/O pins to the registers that are used for fast setup times

Figure 4. MAX 7000A Parallel Expanders





Programmable Interconnect Array

Logic is routed between LABs on the PIA. This global bus is a programmable path that connects any signal source to any destination on the device. All MAX 7000A dedicated inputs, I/O pins, and macrocell outputs feed the PIA, which makes the signals available throughout the entire device. Only the signals required by each LAB are actually routed from the PIA into the LAB. Figure 5 shows how the PIA signals are routed into the LAB. An EEPROM cell controls one input to a 2-input AND gate, which selects a PIA signal to drive into the LAB.

In-System Programmability

MAX 7000A devices can be programmed in-system via an industrystandard 4-pin IEEE Std. 1149.1 (JTAG) interface. ISP offers quick, efficient iterations during design development and debugging cycles. The MAX 7000A architecture internally generates the high programming voltages required to program EEPROM cells, allowing in-system programming with only a single 3.3-V power supply. During in-system programming, the I/O pins are tri-stated and weakly pulled-up to eliminate board conflicts. The pull-up value is nominally 50 k Ω .

MAX 7000AE devices have an enhanced ISP algorithm for faster programming. These devices also offer an ISP_Done bit that provides safe operation when in-system programming is interrupted. This ISP_Done bit, which is the last bit programmed, prevents all I/O pins from driving until the bit is programmed. This feature is only available in EPM7032AE, EPM7064AE, EPM7128AE, EPM7256AE, and EPM7512AE devices.

ISP simplifies the manufacturing flow by allowing devices to be mounted on a PCB with standard pick-and-place equipment before they are programmed. MAX 7000A devices can be programmed by downloading the information via in-circuit testers, embedded processors, the Altera MasterBlaster serial/USB communications cable, ByteBlasterMV parallel port download cable, and BitBlaster serial download cable. Programming the devices after they are placed on the board eliminates lead damage on high-pin-count packages (e.g., QFP packages) due to device handling. MAX 7000A devices can be reprogrammed after a system has already shipped to the field. For example, product upgrades can be performed in the field via software or modem.

In-system programming can be accomplished with either an adaptive or constant algorithm. An adaptive algorithm reads information from the unit and adapts subsequent programming steps to achieve the fastest possible programming time for that unit. A constant algorithm uses a predefined (non-adaptive) programming sequence that does not take advantage of adaptive algorithm programming time improvements. Some in-circuit testers cannot program using an adaptive algorithm. Therefore, a constant algorithm must be used. MAX 7000AE devices can be programmed with either an adaptive or constant (non-adaptive) algorithm. EPM7128A and EPM7256A device can only be programmed with an adaptive algorithm; users programming these two devices on platforms that cannot use an adaptive algorithm should use EPM7128AE and EPM7256AE devices.

The Jam Standard Test and Programming Language (STAPL), JEDEC standard JESD 71, can be used to program MAX 7000A devices with incircuit testers, PCs, or embedded processors.

Programming Times

The time required to implement each of the six programming stages can be broken into the following two elements:

- A pulse time to erase, program, or read the EEPROM cells.
- A shifting time based on the test clock (TCK) frequency and the number of TCK cycles to shift instructions, address, and data into the device.

By combining the pulse and shift times for each of the programming stages, the program or verify time can be derived as a function of the TCK frequency, the number of devices, and specific target device(s). Because different ISP-capable devices have a different number of EEPROM cells, both the total fixed and total variable times are unique for a single device.

Programming a Single MAX 7000A Device

The time required to program a single MAX 7000A device in-system can be calculated from the following formula:

$t_{PROG} = t_{PPU}$	$LSE + \frac{Cycle_{PTCK}}{f_{TCK}}$
where: t_{PROC} t_{PPUL}	
Cycle f _{TCK}	 PTCK = Number of TCK cycles to program a device TCK frequency

The ISP times for a stand-alone verification of a single MAX 7000A device can be calculated from the following formula:

$t_{VER} = t_{VPULSE} + \frac{C_2}{2}$	^{jcle} VTCK ^f TCK
where: t_{VER} t_{VPULSE} $Cycle_{VTCK}$	= Verify time= Sum of the fixed times to verify the EEPROM cells= Number of TCK cycles to verify a device

VCC

To Test

System

C1 (includes jig

Ŧ

capacitance)

Figure 9. MAX 7000A AC Test Conditions


Power supply transients can affect AC measurements. Simultaneous transitions of multiple outputs should be avoided for accurate measurement. Threshold tests 703 Ω [521 Ω] *≶* must not be performed under AC conditions. Large-amplitude, fast-ground-Device Output current transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between 586 Ω [481 Ω] *≥* the device ground pin and the test system ground, significant reductions in Device input observable noise immunity can result. rise and fall Numbers in brackets are for 2.5-V times < 2 ns outputs. Numbers without brackets are for 3.3-V outputs.

Operating Conditions

Tables 13 through 16 provide information on absolute maximum ratings, recommended operating conditions, operating conditions, and capacitance for MAX 7000A devices.

Table 1	3. MAX 7000A Device Absolu	te Maximum Ratings Note (1)			
Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	Supply voltage	With respect to ground (2)	-0.5	4.6	V
VI	DC input voltage		-2.0	5.75	V
I _{OUT}	DC output current, per pin		-25	25	mA
T _{STG}	Storage temperature	No bias	-65	150	°C
T _A	Ambient temperature	Under bias	-65	135	°C
Τ _J	Junction temperature	BGA, FineLine BGA, PQFP, and TQFP packages, under bias		135	°C

Figure 11. MAX 7000A Timing Model



The timing characteristics of any signal path can be derived from the timing model and parameters of a particular device. External timing parameters, which represent pin-to-pin timing delays, can be calculated as the sum of internal parameters. Figure 12 shows the timing relationship between internal and external delay parameters.



See *Application Note 94 (Understanding MAX 7000 Timing)* for more information.

Symbol	Parameter	Conditions			Speed	Grade			Unit
			-	4	-	7		10	
			Min	Max	Min	Max	Min	Max	
t _{IN}	Input pad and buffer delay			0.7		1.2		1.5	ns
t _{IO}	I/O input pad and buffer delay			0.7		1.2		1.5	ns
t _{FIN}	Fast input delay			2.3		2.8		3.4	ns
t _{SEXP}	Shared expander delay			1.9		3.1		4.0	ns
t _{PEXP}	Parallel expander delay			0.5		0.8		1.0	ns
t _{LAD}	Logic array delay			1.5		2.5		3.3	ns
t _{LAC}	Logic control array delay			0.6		1.0		1.2	ns
t _{IOE}	Internal output enable delay			0.0		0.0		0.0	ns
t _{OD1}	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		0.8		1.3		1.8	ns
t _{OD2}	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		1.3		1.8		2.3	ns
t _{OD3}	Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$	C1 = 35 pF		5.8		6.3		6.8	ns
t _{ZX1}	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		4.0		4.0		5.0	ns
t _{ZX2}	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		4.5		4.5		5.5	ns
t _{ZX3}	Output buffer enable delay, slow slew rate = on $V_{CCIO} = 3.3 V$	C1 = 35 pF		9.0		9.0		10.0	ns
t _{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		4.0		5.0	ns
t _{SU}	Register setup time		1.3		2.0		2.8		ns
t _H	Register hold time		0.6		1.0		1.3		ns
t _{FSU}	Register setup time of fast input		1.0		1.5		1.5		ns
t _{FH}	Register hold time of fast input		1.5		1.5		1.5		ns
t _{RD}	Register delay			0.7		1.2		1.5	ns
t _{COMB}	Combinatorial delay			0.6		1.0		1.3	ns

Symbol	Parameter	Conditions			Speed	Grade			Unit
			-4	4	-	7	-1	0	
			Min	Max	Min	Max	Min	Max	
t _{PD1}	Input to non- registered output	C1 = 35 pF (2)		4.5		7.5		10.0	ns
t _{PD2}	I/O input to non- registered output	C1 = 35 pF (2)		4.5		7.5		10.0	ns
t _{SU}	Global clock setup time	(2)	2.8		4.7		6.2		ns
t _H	Global clock hold time	(2)	0.0		0.0		0.0		ns
t _{FSU}	Global clock setup time of fast input		2.5		3.0		3.0		ns
t _{FH}	Global clock hold time of fast input		0.0		0.0		0.0		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF	1.0	3.1	1.0	5.1	1.0	7.0	ns
t _{CH}	Global clock high time		2.0		3.0		4.0		ns
t _{CL}	Global clock low time		2.0		3.0		4.0		ns
t _{ASU}	Array clock setup time	(2)	1.6		2.6		3.6		ns
t _{AH}	Array clock hold time	(2)	0.3		0.4		0.6		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF (2)	1.0	4.3	1.0	7.2	1.0	9.6	ns
t _{ACH}	Array clock high time		2.0		3.0		4.0		ns
t _{ACL}	Array clock low time		2.0		3.0		4.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(3)	2.0		3.0		4.0		ns
t _{CNT}	Minimum global clock period	(2)		4.5		7.4		10.0	ns
f _{CNT}	Maximum internal global clock frequency	(2), (4)	222.2		135.1		100.0		MHz
t _{acnt}	Minimum array clock period	(2)		4.5		7.4		10.0	ns
f _{acnt}	Maximum internal array clock frequency	(2), (4)	222.2		135.1		100.0		MHz

Symbol	Parameter	Conditions			Speed	Grade			Unit
			-	5	-	7	-1	0	
			Min	Max	Min	Max	Min	Max	
t _{PD1}	Input to non- registered output	C1 = 35 pF (2)		5.0		7.5		10	ns
t _{PD2}	I/O input to non- registered output	C1 = 35 pF (2)		5.0		7.5		10	ns
t _{SU}	Global clock setup time	(2)	3.3		4.9		6.6		ns
t _H	Global clock hold time	(2)	0.0		0.0		0.0		ns
t _{FSU}	Global clock setup time of fast input		2.5		3.0		3.0		ns
t _{FH}	Global clock hold time of fast input		0.0		0.0		0.0		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF	1.0	3.4	1.0	5.0	1.0	6.6	ns
t _{CH}	Global clock high time		2.0		3.0		4.0		ns
t _{CL}	Global clock low time		2.0		3.0		4.0		ns
t _{ASU}	Array clock setup time	(2)	1.8		2.8		3.8		ns
t _{AH}	Array clock hold time	(2)	0.2		0.3		0.4		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF (2)	1.0	4.9	1.0	7.1	1.0	9.4	ns
t _{ACH}	Array clock high time		2.0		3.0		4.0		ns
t _{ACL}	Array clock low time		2.0		3.0		4.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(3)	2.0		3.0		4.0		ns
t _{CNT}	Minimum global clock period	(2)		5.2		7.7		10.2	ns
fcnt	Maximum internal global clock frequency	(2), (4)	192.3		129.9		98.0		MHz
t _{acnt}	Minimum array clock period	(2)		5.2		7.7		10.2	ns
f _{acnt}	Maximum internal array clock frequency	(2), (4)	192.3		129.9		98.0		MHz

E

Symbol	Parameter	Conditions			Speed	Grade			Unit
			-	-5		7	-	10	1
			Min	Max	Min	Max	Min	Max	
t _{EN}	Register enable time			0.7		1.0		1.3	ns
t _{GLOB}	Global control delay			1.1		1.6		2.0	ns
t _{PRE}	Register preset time			1.4		2.0		2.7	ns
t _{CLR}	Register clear time			1.4		2.0		2.7	ns
t _{PIA}	PIA delay	(2)		1.4		2.0		2.6	ns
t _{LPA}	Low-power adder	(6)		4.0		4.0		5.0	ns

Symbol	Parameter	Conditions			Speed	Grade			Unit
			-	7	-'	10	-	12	
			Min	Max	Min	Max	Min	Max	
t _{IN}	Input pad and buffer delay			0.7		0.9		1.0	ns
t _{IO}	I/O input pad and buffer delay			0.7		0.9		1.0	ns
t _{FIN}	Fast input delay			3.1		3.6		4.1	ns
t _{SEXP}	Shared expander delay			2.7		3.5		4.4	ns
t _{PEXP}	Parallel expander delay			0.4		0.5		0.6	ns
t _{LAD}	Logic array delay			2.2		2.8		3.5	ns
t _{LAC}	Logic control array delay			1.0		1.3		1.7	ns
t _{IOE}	Internal output enable delay			0.0		0.0		0.0	ns
t _{OD1}	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		1.0		1.5		1.7	ns
t _{OD2}	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		1.5		2.0		2.2	ns
t _{OD3}	Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$	C1 = 35 pF		6.0		6.5		6.7	ns
t _{ZX1}	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		4.0		5.0		5.0	ns
t _{ZX2}	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		4.5		5.5		5.5	ns
t _{ZX3}	Output buffer enable delay, slow slew rate = on $V_{CCIO} = 3.3 V$	C1 = 35 pF		9.0		10.0		10.0	ns
t _{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		5.0		5.0	ns
t _{SU}	Register setup time		2.1		3.0		3.5		ns
t _H	Register hold time		0.6		0.8		1.0		ns
t _{FSU}	Register setup time of fast input		1.6		1.6		1.6		ns
t _{FH}	Register hold time of fast input		1.4		1.4		1.4		ns
t _{RD}	Register delay			1.3		1.7		2.1	ns
t _{COMB}	Combinatorial delay			0.6		0.8		1.0	ns

E

Symbol	Parameter	Conditions			Speed	Grade			Unit
			-7		7 -10		-12		
			Min	Max	Min	Max	Min	Max	
t _{IC}	Array clock delay			1.8		2.3		2.9	ns
t _{EN}	Register enable time			1.0		1.3		1.7	ns
t _{GLOB}	Global control delay			1.7		2.2		2.7	ns
t _{PRE}	Register preset time			1.0		1.4		1.7	ns
t _{CLR}	Register clear time			1.0		1.4		1.7	ns
t _{PIA}	PIA delay	(2)		3.0		4.0		4.8	ns
t _{LPA}	Low-power adder	(6)		4.5		5.0		5.0	ns

Symbol	Parameter	Conditions				Speed	Grade				Unit
			-	6	-	7	-1	10	-1	12	
			Min	Max	Min	Max	Min	Мах	Min	Max	
t _{PD1}	Input to non-registered output	C1 = 35 pF (2)		6.0		7.5		10.0		12.0	ns
t _{PD2}	I/O input to non- registered output	C1 = 35 pF (2)		6.0		7.5		10.0		12.0	ns
t _{SU}	Global clock setup time	(2)	4.2		5.3		7.0		8.5		ns
t _H	Global clock hold time	(2)	0.0		0.0		0.0		0.0		ns
t _{FSU}	Global clock setup time of fast input		2.5		3.0		3.0		3.0		ns
t _{FH}	Global clock hold time of fast input		0.0		0.0		0.0		0.0		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF	1.0	3.7	1.0	4.6	1.0	6.1	1.0	7.3	ns
t _{CH}	Global clock high time		3.0		3.0		4.0		5.0		ns
t _{CL}	Global clock low time		3.0		3.0		4.0		5.0		ns
t _{ASU}	Array clock setup time	(2)	1.9		2.4		3.1		3.8		ns
t _{AH}	Array clock hold time	(2)	1.5		2.2		3.3		4.3		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF (2)	1.0	6.0	1.0	7.5	1.0	10.0	1.0	12.0	ns
t _{ACH}	Array clock high time		3.0		3.0		4.0		5.0		ns
t _{ACL}	Array clock low time		3.0		3.0		4.0		5.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(3)	3.0		3.0		4.0		5.0		ns
t _{CNT}	Minimum global clock period	(2)		6.9		8.6		11.5		13.8	ns
f _{CNT}	Maximum internal global clock frequency	(2), (4)	144.9		116.3		87.0		72.5		MHz
t _{acnt}	Minimum array clock period	(2)		6.9		8.6		11.5		13.8	ns
f _{acnt}	Maximum internal array clock frequency	(2), (4)	144.9		116.3		87		72.5		MHz

Г

Symbol	Parameter	Conditions				Speed	Grade				Unit
			-	6	-	7	-1	10	-1	12	
			Min	Max	Min	Max	Min	Max	Min	Max	
t _{IN}	Input pad and buffer delay			0.6		0.7		0.9		1.1	ns
t _{IO}	I/O input pad and buffer delay			0.6		0.7		0.9		1.1	ns
t _{FIN}	Fast input delay			2.7		3.1		3.6		3.9	ns
t _{SEXP}	Shared expander delay			2.5		3.2		4.3		5.1	ns
t _{PEXP}	Parallel expander delay			0.7		0.8		1.1		1.3	ns
t _{LAD}	Logic array delay			2.4		3.0		4.1		4.9	ns
t _{LAC}	Logic control array delay			2.4		3.0		4.1		4.9	ns
t _{IOE}	Internal output enable delay			0.0		0.0		0.0		0.0	ns
t _{OD1}	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		0.4		0.6		0.7		0.9	ns
t _{OD2}	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		0.9		1.1		1.2		1.4	ns
t _{OD3}	Output buffer and pad delay, slow slew rate = on V_{CCIO} = 2.5 V or 3.3 V	C1 = 35 pF		5.4		5.6		5.7		5.9	ns
t _{ZX1}	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		4.0		4.0		5.0		5.0	ns
t _{ZX2}	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		4.5		4.5		5.5		5.5	ns
t _{ZX3}	Output buffer enable delay, slow slew rate = on $V_{CCIO} = 3.3 V$	C1 = 35 pF		9.0		9.0		10.0		10.0	ns
t _{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		4.0		5.0		5.0	ns
t _{SU}	Register setup time		1.9		2.4		3.1		3.8		ns
t _H	Register hold time		1.5		2.2		3.3		4.3		ns
t _{FSU}	Register setup time of fast input		0.8		1.1		1.1		1.1		ns
t _{FH}	Register hold time of fast input		1.7		1.9		1.9		1.9		ns

Symbol	Parameter	Conditions	Speed Grade								Unit
			-6		-7		-10		-12		
			Min	Мах	Min	Max	Min	Мах	Min	Max	
t _{COMB}	Combinatorial delay			1.6		2.0		2.7		3.2	ns
t _{IC}	Array clock delay			2.7		3.4		4.5		5.4	ns
t _{EN}	Register enable time			2.5		3.1		4.2		5.0	ns
t _{GLOB}	Global control delay			1.1		1.4		1.8		2.2	ns
t _{PRE}	Register preset time			2.3		2.9		3.8		4.6	ns
t _{CLR}	Register clear time			2.3		2.9		3.8		4.6	ns
t _{PIA}	PIA delay	(2)		1.3		1.6		2.1		2.6	ns
t _{LPA}	Low-power adder	(6)		11.0		10.0		10.0		10.0	ns

Table 30. EPM7256A Internal Timing Parameters (Part 2 of 2) Note (1)

Notes to tables:

 These values are specified under the recommended operating conditions shown in Table 14 on page 28. See Figure 12 for more information on switching waveforms.

- (2) These values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (3) This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter must be added to this minimum width if the clear or reset signal incorporates the t_{LAD} parameter into the signal path.
- (4) This parameter is measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) Operating conditions: $V_{CCIO} = 2.5 \pm 0.2$ V for commercial and industrial use.
- (6) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , $\mathbf{t_{ACL}}$, and $\mathbf{t_{CPPW}}$ parameters for macrocells running in low-power mode.

Power Consumption

Supply power (P) versus frequency (f_{MAX} , in MHz) for MAX 7000A devices is calculated with the following equation:

 $P = P_{INT} + P_{IO} = I_{CCINT} \times V_{CC} + P_{IO}$

The P_{IO} value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in *Application Note* 74 (*Evaluating Power for Altera Devices*).

The I_{CCINT} value depends on the switching frequency and the application logic. The I_{CCINT} value is calculated with the following equation:

I_{CCINT} =

 $(A \times MC_{TON}) + [B \times (MC_{DEV} - MC_{TON})] + (C \times MC_{USED} \times f_{MAX} \times tog_{LC})$




Figure 13. I_{CC} vs. Frequency for MAX 7000A Devices (Part 2 of 2)


Device Pin-Outs

See the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin-out information.

Figures 14 through 23 show the package pin-out diagrams for MAX 7000A devices.

Figure 14. 44-Pin PLCC/TQFP Package Pin-Out Diagram

Package outlines not drawn to scale.



Altera Corporation

Figure 15. 49-Pin Ultra FineLine BGA Package Pin-Out Diagram

Package outlines not drawn to scale.




Figure 16. 84-Pin PLCC Package Pin-Out Diagram

Package outline not drawn to scale.




Figure 19. 144-Pin TQFP Package Pin-Out Diagram

Package outline not drawn to scale.




Figure 20. 169-Pin Ultra FineLine BGA Package Pin-Out Diagram

Package outline not drawn to scale.





Figure 23. 256-Pin FineLine BGA Package Pin-Out Diagram

Package outline not drawn to scale.



Revision History

The information contained in the *MAX 7000A Programmable Logic Device Data Sheet* version 4.5 supersedes information published in previous versions.

Version 4.5

The following changes were made in the *MAX 7000A Programmable Logic Device Data Sheet* version 4.5:

■ Updated text in the "Power Sequencing & Hot-Socketing" section.

Version 4.4

The following changes were made in the *MAX 7000A Programmable Logic Device Data Sheet* version 4.4:

- Added Tables 5 through 7.
 - Added "Programming Sequence" on page 17 and "Programming Times" on page 18.

Version 4.3

The following changes were made in the *MAX 7000A Programmable Logic Device Data Sheet* version 4.3:

- Added extended temperature devices to document
- Updated Table 14.

Version 4.2

The following changes were made in the *MAX 7000A Programmable Logic Device Data Sheet* version 4.2:

- Removed *Note* (1) from Table 2.
- Removed *Note* (4) from Tables 3 and 4.

Version 4.1

The following changes were made in the *MAX 7000A Programmable Logic Device Data Sheet* version 4.1:

- Updated leakage current information in Table 15.
- Updated Note (9) of Table 15.
- Updated *Note* (1) of Tables 17 through 30.



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Literature Services: lit_req@altera.com Copyright © 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera valtera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. **Ex. EN ISO 9001**

101 111 100 000

Altera Corporation