



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	ST7
Core Size	8-Bit
Speed	8MHz
Connectivity	I <sup>2</sup> C, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	32
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	3.8V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/st72f321bj6tae

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin	No.			Le	evel			I	Port			Main		
64	44	Pin name	ype	ц	out		Inp	out		Out	tput	function	Alternate	function
LQFF	LQFF		-	Inpu	Outp	float	ndm	int	ana	QO	РР	reset)		
													SPI Serial Clock	ICC Clock Output
41	29	PC6/SCK/ICCCLK	I/O	C <sub>T</sub>		x	х			x	x	Port C6	<b>Caution:</b> Ne current inject allowed on th (Flash device	gative tion not his pin es only)
42	30	PC7/SS/AIN15	I/O	CT		x	x		х	х	х	Port C7	SPI Slave Select (active low)	ADC Analog Input 15
43	_ (1)(2)	PAO	I/O	CT		x	e	i0		х	х	Port A0	200	
44	(2)(1)	PA1	I/O	CT		х	e	i0		х	x	Port A1		
45	- (1)(2)	PA2	I/O	C <sub>T</sub>		x	e	i0	C.	x	x	Port A2		
46	31	PA3(HS)	I/O	$C_T$	HS	Х		ei0	22	х	Х	Port A3		
47	32	V <sub>DD_1</sub> <sup>(3)</sup>	S					)	1			Digital Main Supply Voltage		
48	33	V <sub>SS_1</sub> <sup>(3)</sup>	S				P					Digital Ground Voltage		
49	34	PA4(HS)	I/O	CT	HS	x	Х			Х	Х	Port A4		
50	35	PA5(HS)	I/O	CT	HS	х	х			Х	х	Port A5		
51	36	PA6(HS)/SDAI	1/0	CT	HS	Х				Т		Port A6	I <sup>2</sup> C Data	
52	37	PA7(HS)/SCLI	I/O	$\mathbf{C}_{T}$	HS	Χ				Т		Port A7	I <sup>2</sup> C Clock	
53 0	38	V <sub>PP</sub> / ICCSEL	I									Must be tied low. In Flash programming mode, this pin acts as the programming voltage input V <sub>PP</sub> see for more details. High voltage must not be applied to ROM devices.		sh s pin acts Itage input Is. High blied to
54	39	RESET	I/O	$C_T$								Top priori	ty non-maskal	ble interrupt
55	-	EVD	Ι	А								External v	voltage detect	or
56	-	TLI	Ι	$C_T$				Х				Top level	interrupt input	pin
57	40	V <sub>SS_2</sub> <sup>(3)</sup>	S									Digital Gr	Digital Ground Voltage	
58	41	OSC2 <sup>(5)</sup>	I/O									Resonator oscillator inverter output		erter output
59	42	OSC1 <sup>(5)</sup>	I									External clock input or Resonator oscillator inverter input		Resonator
60	43	V <sub>DD_2</sub> <sup>(3)</sup>	S									Digital Ma	ain Supply Vol	tage
61	44	PE0/TDO	I/O	$C_T$		X	Х			Х	Х	Port E0	SCI Transmit	Data Out

 Table 2.
 Device pin description (continued)



Pin	No.			Le	evel			I	Port			Main			
P64	P44	Pin name	[ype	<b>Type</b>	Ħ	t	out	ut out	input			Output		function (after	Alternate function
LQFI	LQFI			dul	Outl	float	ndw	int	ana	ОD	ΡР	reset)			
62	1	PE1/RDI	I/O	$C_T$		Х	Х			Х	Х	Port E1	SCI Receive Data In		
63	_(1)	PE2	I/O	$C_T$			х			X <sup>(6)</sup>	X <sup>(6)</sup>	Port E2			
64	(2)(1)	PE3	I/O	CT		x	х			х	х	Port E3			

#### Table 2. Device pin description (continued)

1. On the chip, each I/O port may have up to 8 pads. Pads that are not bonded to external pins are in input pull-up configuration after reset. The configuration of these pads must be kept at reset state to avoid added current consumption.

2. On the chip, each I/O port may have up to eight pads. Pads that are not bonded to external pins are in input pull-up configuration after reset. The configuration of these pads must be kept at reset state to avoid added current consumption.

3. It is mandatory to connect all available  $V_{DD}$  and  $V_{AREF}$  pins to the supply voltage and all  $V_{SS}$  and  $V_{SSA}$  pins to ground.

4. Not connected in 48 Kbyte and 64 Kbyte ROM devices

5. OSC1 and OSC2 pins connect a crystal/ceramic resonator or an external source to the on-chip oscillator; see Section 6.4: *Multi-oscillator (MO)* and Section 19.5: Clock and timing characteristics for more details.

6. Pull-up always activated on PE2; see limitation Section 22.1.8: Pull-up always active on PE2.

	Legend / Abbreviations	s for Table 2:
	Туре:	I = input O = output S = supply
	Input level:	A = dedicated analog input
	In/Output level:	C = CMOS $0.3V_{DD}/0.7V_{DD}$ C <sub>T</sub> = CMOS $0.3V_{DD}/0.7V_{DD}$ with input trigger
	Output level:	HS = 20mA high sink (on N-buffer only)
	Port and control config	juration:
solf	• Input:	float = floating wpu = weak pull-up int = interrupt <sup>(a)</sup> ana = analog
262	• Output:	OD = open-drain <sup>(b)</sup> PP = push-pull

b. In the open-drain output column, "T" defines a true open-drain I/O (P-Buffer and protection diode to V<sub>DD</sub> are not implemented). See *Section 9: I/O ports* and *Section 19.8: I/O port pin characteristics* for more details.



a. In the interrupt input column, "eiX" defines the associated external interrupt vector. If the weak pull-up column (wpu) is merged with the interrupt column (int), then the I/O configuration is pull-up interrupt input, otherwise the configuration is floating interrupt input.

### 6.5 Reset sequence manager (RSM)

### 6.5.1 Introduction

The reset sequence manager includes three RESET sources as shown in *Figure 11*:

- External RESET source pulse
- Internal LVD RESET (low voltage detection)
- Internal WATCHDOG RESET

These sources act on the RESET pin and it is always kept low during the delay phase.

The RESET service routine vector is fixed at addresses FFFEh-FFFFh in the ST7 memory map.

The basic RESET sequence consists of three phases as shown in *Figure 12*:

- Active phase depending on the RESET source
- 256 or 4096 CPU clock cycle delay (selected by option byte)
- RESET vector fetch

**Caution:** When the ST7 is unprogrammed or fully erased, the Flash is blank and the RESET vector is not programmed. For this reason, it is recommended to keep the RESET pin in low state until programming mode is entered, in order to avoid unwanted behavior.

The 256 or 4096 CPU clock cycle delay allows the oscillator to stabilize and ensures that recovery has taken place from the Reset state. The shorter or longer clock cycle delay should be selected by option byte to correspond to the stabilization time of the external oscillator used in the application (see *Section 21.1.1: Flash configuration on page 225*).

The RESET vector fetch phase duration is 2 clock cycles.







flag is set in the peripheral status registers and if the corresponding enable bit is set in the peripheral control register.

The general sequence for clearing an interrupt is based on an access to the status register followed by a read or write to an associated register.

Note: The clearing sequence resets the internal latch. A pending interrupt (that is, waiting to be serviced) will therefore be lost if the clear sequence is executed.

### 7.3 Interrupts and low power modes

All interrupts allow the processor to exit the Wait low power mode. On the contrary, only external and other specified interrupts allow the processor to exit from the Halt modes (see column "Exit from Halt/Active Halt" in *Table 19: Interrupt mapping*). When several pending interrupts are present while exiting Halt mode, the first one serviced can only be an interrupt with "exit from Halt mode" capability and it is selected through the same decision process shown in *Figure 18*.

Note:

te: If an interrupt that is not able to exit from Halt mode is pending with the highest priority when exiting Halt mode, this interrupt is serviced after the first one serviced.

### 7.4 Concurrent and nested management

The following *Figure 19* and *Figure 20* show two different interrupt management modes. The first is called concurrent mode and does not allow an interrupt to be interrupted, unlike the nested mode in *Figure 20*. The interrupt hardware priority is given in this order from the lowest to the highest: MAIN, IT4, IT3, IT2, IT1, IT0, TLI. The software priority is given for each interrupt.

Warning: A stack overflow may occur without notifying the software of the failure.

### Figure 19. Concurrent interrupt management







128.552

128

#### WHERE:

	10	
GOIE	5	
002		

3F



# 11 Main clock controller with real-time clock and beeper (MCC/RTC)

## 11.1 Introduction

The Main Clock Controller consists of three different functions:

- a programmable CPU clock prescaler
- a clock-out signal to supply external devices
- a real-time clock timer with interrupt capability

Each function can be used independently and simultaneously.

## 11.2 **Programmable CPU clock prescaler**

The programmable CPU clock prescaler supplies the clock for the ST7 CPU and its internal peripherals. It manages Slow power saving mode (see *Section 8.2: Slow mode on page 63* for more details).

The prescaler selects the  $f_{CPU}$  main clock frequency and is controlled by three bits in the MCCSR register: CP[1:0] and SMS.

## 11.3 Clock-out capability

The clock-out capability is an alternate function of an I/O port pin that outputs a f<sub>CPU</sub> clock to drive external devices. It is controlled by the MCO bit in the MCCSR register.

**Caution:** When selected, the clock out pin suspends the clock during Active Halt mode.

## 11.4 Real-time clock timer (RTC)

The counter of the real-time clock timer allows an interrupt to be generated based on an accurate real-time clock. Four different time bases depending directly on  $f_{OSC2}$  are available. The whole functionality is controlled by four bits of the MCCSR register: TB[1:0], OIE and OIF.

When the RTC interrupt is enabled (OIE bit set), the ST7 enters Active Halt mode when the HALT instruction is executed. See *Section 8.4: Active Halt and Halt modes on page 66* for more details.

## 11.5 Beeper

The beep function is controlled by the MCCBCR register. It can output three selectable frequencies on the BEEP pin (I/O port alternate function).



Bit	Name	Function
0	OIF	Oscillator interrupt flag This bit is set by hardware and cleared by software reading the MCCSR register. It indicates when set that the main oscillator has reached the selected elapsed time (TB1:0). 0: Timeout not reached 1: Timeout reached <b>Caution</b> : The BRES and BSET instructions must not be used on the MCCSR register to avoid unintentionally clearing the OIF bit.

Table 39. MCCSR register description (continued)

#### Table 40. Time base selection

Counter prescaler	Time	TR1	TRO	
	f <sub>OSC2</sub> = 4 MHz			
16000	4ms	2ms	0	0
32000	8ms	4ms	0	1
80000	20ms	10ms	1	0
200000	50ms	25ms	1	1

#### MCC beep control register (MCCBCR) 11.8.2

MCCBCR					Rese	t value: 000	0 0000 (00h)
7	6	5	4	3	2	1	0
	Rese	rved			BC	[1:0]	
	XV	-				F	W

### Table 41. MCCBCR register description

	Bit	Name	Function
18	7:2	-	Reserved, must be kept cleared.
-105 <sup>011</sup>	1:0	BC[1:0]	<i>Beep control</i> These 2 bits select the PF1 pin beep capability (see <i>Table 42</i> ).
J.	Table	42 F	Reen frequency selection

#### Table 42. **Beep frequency selection**

BC1	BC0	Beep mode with f <sub>OSC2</sub> = 8 MHz					
0	0	Off					
0	1	~2 kHz	Output				
1	0	~1 kHz	Beep signal				
1	1	~500 Hz	~50% duty cycle				

The beep output signal is available in Active Halt mode but has to be disabled to reduce consumption.



## 12.2 Functional description

### 12.2.1 Counter

The free running 8-bit counter is fed by the output of the prescaler, and is incremented on every rising edge of the clock signal.

It is possible to read or write the contents of the counter on the fly by reading or writing the Counter Access register (ARTCAR).

When a counter overflow occurs, the counter is automatically reloaded with the contents of the ARTARR register (the prescaler is not affected).

### 12.2.2 Counter clock and prescaler

The counter clock frequency is given by:

 $f_{COUNTER} = f_{INPUT} / 2^{CC[2:0]}$ 

The timer counter's input clock ( $f_{INPUT}$ ) feeds the 7-bit programmable prescaler, which selects one of the 8 available taps of the prescaler, as defined by CC[2:0] bits in the Control/Status Register (ARTCSR). Thus the division factor of the prescaler can be set to  $2^n$  (where n = 0, 1,..7).

This  $f_{INPUT}$  frequency source is selected through the EXCL bit of the ARTCSR register and can be either the  $f_{CPU}$  or an external input frequency  $f_{EXT}$ .

The clock input to the counter is enabled by the TCE (Timer Counter Enable) bit in the ARTCSR register. When TCE is reset, the counter is stopped and the prescaler and counter contents are frozen. When TCE is set, the counter runs at the rate of the selected clock source.

### 12.2.3 Counter and prescaler initialization

After RESET, the counter and the prescaler are cleared and  $f_{INPUT} = f_{CPU}$ .

The counter can be initialized by:

- writing to the ARTARR register and then setting the FCRL (Force Counter Re-Load) and the TCE (Timer Counter Enable) bits in the ARTCSR register
- writing to the ARTCAR counter access register

In both cases the 7-bit prescaler is also cleared, whereupon counting will start from a known value.

Direct access to the prescaler is not possible.

### 12.2.4 Output compare control

The timer compare function is based on four different comparisons with the counter (one for each PWMx output). Each comparison is made between the counter value and an output compare register (OCRx) value. This OCRx register can not be accessed directly, it is loaded from the duty cycle register (PWMDCRx) at each overflow of the counter.

This double buffering method avoids glitch generation when changing the duty cycle on the fly.





### Figure 48. Output compare block diagram





INTERNAL CPU CLOCK TIMER CLOCK COUNTER REGISTER OUTPUT COMPARE REGISTER *i* (OCR*i*) OUTPUT COMPARE FLAG *i* (OCF*i*) OCMP*i* PIN (OLVL*i* = 1)

Doc ID 12898 Rev 2





If OLVL1 = 1 and OLVL2 = 0 the length of the positive pulse is the difference between the OC2R and OC1R registers.

If OLVL1 = OLVL2 a continuous signal will be seen on the OCMP1 pin.

The OC<sub>i</sub>R register value required for a specific timing application can be calculated using the following formula:

$$OCiR value = \frac{1 * 1CPU - 5}{PRESC}$$

Where:

t

= Signal or pulse period (in seconds)

 $f_{CPU} = CPU \operatorname{clock} \operatorname{frequency} (\operatorname{in} \operatorname{hertz})$ 

PRESC = Timer prescaler factor (2, 4 or 8 depending on CC[1:0] bits; see *Table 60: Timer clock selection*)

If the timer clock is an external clock the formula is:

$$OCiR = t * f_{EXT} - 5$$

Where:

= Signal or pulse period (in seconds)

f<sub>EXT</sub> = External timer clock frequency (in hertz)

The Output Compare 2 event causes the counter to be initialized to FFFCh (see Figure 53).

1 After a write instruction to the OCiHR register, the output compare function is inhibited until the OCiLR register is also written.

- 2 The OCF1 and OCF2 bits cannot be set by hardware in PWM mode therefore the Output Compare interrupt is inhibited.
- 3 The ICF1 bit is set by hardware when the counter reaches the OC2R value and can produce a timer interrupt if the ICIE bit is set and the I bit is cleared.
- 4 In PWM mode the ICAP1 pin cannot be used to perform input capture because it is disconnected to the timer. The ICAP2 pin can be used to perform input capture (ICF2 can be set and IC2R can be loaded) but the user must take care that the counter is reset each period and ICF1 can also generates interrupt if ICIE is set.
- 5 When the Pulse Width Modulation (PWM) and One Pulse Mode (OPM) bits are both set, the PWM mode is the only active one.

Note:



Bit	Name	Function
3	FOLV1	<ul> <li>Forced Output Compare 1</li> <li>This bit is set and cleared by software.</li> <li>0: No effect on the OCMP1 pin</li> <li>1: Forces OLVL1 to be copied to the OCMP1 pin, if the OC1E bit is set and even if there is no successful comparison</li> </ul>
2	OLVL2	Output Level 2 This bit is copied to the OCMP2 pin whenever a successful comparison occurs with the OC2R register and OCxE is set in the CR2 register. This value is copied to the OCMP1 pin in One Pulse Mode and Pulse Width Modulation mode.
1	IEDG1	<ul> <li>Input Edge 1</li> <li>This bit determines which type of level transition on the ICAP1 pin will trigger the capture.</li> <li>0: A falling edge triggers the capture.</li> <li>1: A rising edge triggers the capture.</li> </ul>
0	OLVL1	Output Level 1 The OLVL1 bit is copied to the OCMP1 pin whenever a successful comparison occurs with the OC1R register and the OC1E bit is set in the CR2 register.

## 13.7.2 Control register 2 (CR2)

		occurs v	with the OC1	R register an	d the OC1E	bit is set in th	e CR2 regist	er.	
Control register 2 (CR2)									
CR2				O <sub>O</sub>		Rese	t value: 0000	0 0000 (00h)	
	7	6	5	4	3	2	1	0	
00	C1E	OC2E	OPM	PWM	CC	[1:0]	IEDG2	EXEDG	
R	W	RW	RW	RW	F	W	RW	RW	

## Table 59. CR2 register description

	Bit	Name	Function
5018	7	OC1E	<ul> <li>Output Compare 1 Pin Enable</li> <li>This bit is used only to output the signal from the timer on the OCMP1 pin (OLV1 in Output Compare mode, both OLV1 and OLV2 in PWM and one-pulse mode).</li> <li>Whatever the value of the OC1E bit, the Output Compare 1 function of the timer remains active.</li> <li>0: OCMP1 pin alternate function disabled (I/O pin free for general-purpose I/O) 1: OCMP1 pin alternate function enabled</li> </ul>
	6	OC2E	<ul> <li>Output Compare 2 Pin Enable</li> <li>This bit is used only to output the signal from the timer on the OCMP2 pin (OLV2 in Output Compare mode). Whatever the value of the OC2E bit, the Output Compare 2 function of the timer remains active.</li> <li>0: OCMP2 pin alternate function disabled (I/O pin free for general-purpose I/O)</li> <li>1: OCMP2 pin alternate function enabled</li> </ul>



	Address (Hex.)	Register label	7	6	5	4	3	2	1	0
	Timer A: 32 Timer B: 42	CR1 Reset value	ICIE 0	OCIE 0	TOIE 0	FOLV2 0	FOLV1 0	OLVL2 0	IEDG1 0	OLVL1 0
	Timer A: 31 Timer B: 41	CR2 Reset value	OC1E 0	OC2E 0	OPM 0	PWM 0	CC1 0	CC0 0	IEDG2 0	EXEDG 0
	Timer A: 33 Timer B: 43	CSR Reset value	ICF1 x	OCF1 x	TOF x	ICF2 x	OCF2 x	TIMD 0	- X	- x
	Timer A: 34 Timer B: 44	IC1HR Reset value	MSB x	x	x	x	x	x	x	LSB x
	Timer A: 35 Timer B: 45	IC1LR Reset value	MSB x	x	x	x	x	х	x	LSB x
	Timer A: 36 Timer B: 46	OC1HR Reset value	MSB 1	0	0	0	0	0	0	LSB 0
	Timer A: 37 Timer B: 47	OC1LR Reset value	MSB 0	0	0	0	0	0	0	LSB 0
	Timer A: 3E Timer B: 4E	OC2HR Reset value	MSB 1	0	0	0	0	0	0	LSB 0
	Timer A: 3F Timer B: 4F	OC2LR Reset value	MSB 0	0	6	0	0	0	0	LSB 0
	Timer A: 38 Timer B: 48	CHR Reset value	MSB 1	×1	1	1	1	1	1	LSB 1
	Timer A: 39 Timer B: 49	CLR Reset value	MSB 1	1	1	1	1	1	0	LSB 0
	Timer A: 3A Timer B: 4A	ACHR Reset value	MSB 1	1	1	1	1	1	1	LSB 1
	Timer A: 3B Timer B: 4B	ACLR Reset value	MSB 1	1	1	1	1	1	0	LSB 0
10	Timer A: 3C Timer B: 4C	IC2HR Reset value	MSB x	x	x	x	x	х	x	LSB x
~10 <sup>501</sup>	Timer A: 3D Timer B: 4D	IC2LR Reset value	MSB x	x	x	x	x	x	x	LSB x
U	Related do	ocumentati	on							

Table 62. 16-bit timer register map and reset values

#### **Related documentation**

SCI software communications using 16-bit timer (AN 973)

Real-time Clock with ST7 Timer Output Compare (AN 974)

Driving a buzzer through the ST7 Timer PWM function (AN 976)

Using ST7 PWM signal to generate analog input (sinusoid) (AN1041)

UART emulation software (AN1046)

PWM duty cycle switch implementing true 0 or 100 per cent duty cycle (AN1078)

Starting a PWM signal directly at high level using the ST7 16-bit timer (AN1504)



The SPIF bit can be cleared during a second transmission; however, it must be cleared before the second SPIF bit in order to prevent an Overrun condition (see *Overrun condition* (*OVR*) on page 129).

## 14.4 Clock phase and clock polarity

Four possible timing relationships may be chosen by software, using the CPOL and CPHA bits (see *Figure 59*).

Note: The idle state of SCK must correspond to the polarity selected in the SPICSR register (by pulling up SCK if CPOL = 1 or pulling down SCK if CPOL = 0).

The combination of the CPOL clock polarity and CPHA (clock phase) bits selects the data capture clock edge

*Figure 59* shows an SPI transfer with the four combinations of the CPHA and CPOL bits. The diagram may be interpreted as a master or slave timing diagram where the SCK pin, the MISO pin, the MOSI pin are directly connected between the master and the slave device.

Note: If CPOL is changed at the communication byte boundaries, the SPI must be disabled by resetting the SPE bit.



### 14.5 Error flags

### 14.5.1 Master mode fault (MODF)

Master mode fault occurs when the master device has its  $\overline{SS}$  pin pulled low.

When a Master mode fault occurs:

- The MODF bit is set and an SPI interrupt request is generated if the SPIE bit is set.
- The SPE bit is reset. This blocks all output from the device and disables the SPI peripheral.
- The MSTR bit is reset, thus forcing the device into slave mode.

Clearing the MODF bit is done through a software sequence:

- 1. A read access to the SPICSR register while the MODF bit is set.
- 2. A write to the SPICR register.

Note: To avoid any conflicts in an application with multiple slaves, the SS pin must be pulled high during the MODF bit clearing sequence. The SPE and MSTR bits may be restored to their original state during or after this clearing sequence.

Hardware does not allow the user to set the SPE and MSTR bits while the MODF bit is set except in the MODF bit clearing sequence.

### 14.5.2 Overrun condition (OVR)

An overrun condition occurs, when the master device has sent a data byte and the slave device has not cleared the SPIF bit issued from the previously transmitted byte.

When an Overrun occurs:

• The OVR bit is set and an interrupt request is generated if the SPIE bit is set.

In this case, the receiver buffer contains the byte sent after the SPIF bit was last cleared. A read to the SPIDR register returns this byte. All other bytes are lost.

The OVR bit is cleared by reading the SPICSR register.

### 14.5.3 Write collision error (WCOL)

A write collision occurs when the software tries to write to the SPIDR register while a data transfer is taking place with an external device. When this happens, the transfer continues uninterrupted; and the software write will be unsuccessful.

Write collisions can occur both in master and slave mode. See also *Slave select management on page 124*.

Note:

A "read collision" will never occur since the received data byte is placed in a buffer in which access is always synchronous with the MCU operation.

The WCOL bit in the SPICSR register is set if a write collision occurs.

No SPI interrupt is generated when the WCOL bit is set (the WCOL bit is a status flag only).

Clearing the WCOL bit is done through a software sequence (see *Figure 60*).



#### **SPI registers** 14.8

#### 14.8.1 **Control register (SPICR)**

SPICR Reset value: 0000 xxxx							
7	6	5	4	3	2	1	0
SPIE	SPE	SPR2	MSTR	CPOL	CPHA	SPR	[1:0]
RW	RW	RW	RW	RW	RW	R	W

Table 65. **SPICR register description** 

	Bit	Name	Function
	7	SPIE	Serial Peripheral Interrupt Enable This bit is set and cleared by software. 0: Interrupt is inhibited 1: An SPI interrupt is generated whenever SPIF = 1, MODF = 1 or OVR = 1 in the SPICSR register.
	6	SPE	<ul> <li>Serial Peripheral Output Enable</li> <li>This bit is set and cleared by software. It is also cleared by hardware when, in master mode, SS = 0 (see Master mode fault (MODF) on page 129). The SPE bit is cleared by reset, so the SPI peripheral is not initially connected to the external pins.</li> <li>0: I/O pins free for general purpose I/O</li> <li>1: SPI I/O pin alternate functions enabled</li> </ul>
	5	SPR2	Divider Enable         This bit is set and cleared by software and is cleared by reset. It is used with the SPR[1:0] bits to set the baud rate. Refer to Table 66.         0: Divider by 2 enabled         1: Divider by 2 disabled         Note: This bit has no effect in slave mode.
obsole	4	MSTR	<ul> <li>Master Mode</li> <li>This bit is set and cleared by software. It is also cleared by hardware when, in master mode, SS = 0 (see Master mode fault (MODF) on page 129).</li> <li>0: Slave mode</li> <li>1: Master mode. The function of the SCK pin changes from an input to an output and the functions of the MISO and MOSI pins are reversed.</li> </ul>
	3	CPOL	<ul> <li>Clock Polarity</li> <li>This bit is set and cleared by software. This bit determines the idle state of the serial Clock. The CPOL bit affects both the master and slave modes.</li> <li>0: SCK pin has a low level idle state</li> <li>1: SCK pin has a high level idle state</li> <li>Note: If CPOL is changed at the communication byte boundaries, the SPI must be disabled by resetting the SPE bit.</li> </ul>
	2	СРНА	<ul> <li>Clock Phase</li> <li>This bit is set and cleared by software.</li> <li>0: The first clock transition is the first data capture edge.</li> <li>1: The second clock transition is the first capture edge.</li> <li>Note: The slave must have the same CPOL and CPHA settings as the master.</li> </ul>



#### 19.4.2 Supply and clock managers

The previous current consumption specified for the ST7 functional operating modes over temperature range does not take into account the clock source current consumption. To obtain the total device consumption, the two current values must be added (except for Halt mode).

Symbol	Parameter	Conditions	Тур	Max	Unit
I <sub>DD(RCINT)</sub>	Supply current of internal RC oscillator		625		
I <sub>DD(RES)</sub>	Supply current of resonator oscillator <sup>(1)(2)</sup>		see <i>section</i> 1	μA	
I <sub>DD(PLL)</sub>	PLL supply current	V – 5V	360	.15	
I <sub>DD(LVD)</sub>	LVD supply current	v <sub>DD</sub> = 5v	150	300	

Table 111. Oscillators, PLL and LVD current consumption

1. Data based on characterization results done with the external components specified in Section 19.5.3, not tested in production

2. As the oscillator is based on a current source, the consumption does not depend on the voltage.

## **19.7 EMC (electromagnetic compatibility) characteristics**

Susceptibility tests are performed on a sample basis during product characterization.

### **19.7.1** Functional EMS (electromagnetic susceptibility)

Based on a simple running application on the product (toggling two LEDs through I/O ports), the product is stressed by two electromagnetic events until a failure occurs (indicated by the LEDs).

- **ESD**: Electrostatic discharge (positive and negative) is applied on all pins of the device until a functional disturbance occurs. This test conforms with the IEC 1000-4-2 standard.
- FTB: A burst of fast transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100pF capacitor until a functional disturbance occurs. This test conforms with the IEC 1000-4-4 standard.

A device reset allows normal operations to be resumed. The test results given in *Table 121* below are based on the EMS levels and classes defined in application note AN1709.

### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

### Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

### **Prequalification trials**

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the **RESET** pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).



Two typical applications with ICCSEL/V<sub>PP</sub>  $pin^{(1)}$ Figure 89.



1. When ICC mode is not required by the application, the ICCSEL/V<sub>PP</sub> pin must be tied to V<sub>SS</sub>.

#### **Timer peripheral characteristics** 19.10

Subject to general operating conditions for  $V_{DD}$ ,  $f_{OSC}$ , and  $T_A$  unless otherwise specified.

Refer to Section 19.8: I/O port pin characteristics for more details on the input/output alternate function characteristics (such as output compare, input capture, external clock, or PWM output).

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
t <sub>res(PWM)</sub>	PWM resolution time		1			t <sub>CPU</sub>
		f <sub>CPU</sub> = 8 MHz	125			ns
f <sub>EXT</sub>	ART external clock frequency		0		f. /0	
f <sub>PWM</sub>	PWM repetition rate				'CPU/2	
Res <sub>PWM</sub>	PWM resolution				8	bit
V <sub>OS</sub>	PWM/DAC output step voltage	V <sub>DD</sub> = 5V, Resolution = 8 bits		20		mV

Table 129. 8-bit PWM-ART auto-reload timer characteristics

	V <sub>OS</sub>	PWM/DAC output step voltage	V <sub>DD</sub> = 5V, Resolution = 8 bits		20		mV				
10	Table 13	Table 130.         16-bit timer characteristics									
310501e	Symbol	Parameter	Conditions	Min	Тур	Max	Unit				
	t <sub>w(ICAP)in</sub>	Input capture pulse time		1			t <sub>CPU</sub>				
	t <sub>res(PWM)</sub>	PWM resolution time		2			t <sub>CPU</sub>				
			f <sub>CPU</sub> = 8 MHz	250			ns				
	f <sub>EXT</sub>	Timer external clock frequency		0		f//	MH7				
	f <sub>PWM</sub>	PWM repetition rate		0		'CPU/Ŧ					
	Res <sub>PWM</sub>	PWM resolution				16	bit				





#### Figure 105. ST72321Bxxx-Auto ROM commercial product structure



#### 22.1.3 Clearing active interrupts outside interrupt routine

When an active interrupt request occurs at the same time as the related flag is being cleared, an unwanted reset may occur.

Note: Clearing the related interrupt mask will not generate an unwanted reset.

### Concurrent interrupt context

The symptom does not occur when the interrupts are handled normally, that is, when:

- The interrupt flag is cleared within its own interrupt routine
- The interrupt flag is cleared within any interrupt routine
- The interrupt flag is cleared in any part of the code while this interrupt is disabled

If these conditions are not met, the symptom can be avoided by implementing the following sequence:

Perform SIM and RIM operation before and after resetting an active interrupt request. ,ete Proč

Example: SIM

> Reset interrupt flag RIM

## Nested interrupt context

The symptom does not occur when the interrupts are handled normally, that is, when:

- The interrupt flag is cleared within its own interrupt routine
- The interrupt flag is cleared within any interrupt routine with higher or identical priority level
- The interrupt flag is cleared in any part of the code while this interrupt is disabled

If these conditions are not met, the symptom can be avoided by implementing the following sequence:

PUSH CC SIM

Reset interrupt flag

POP CC



)bsolet