

Welcome to [E-XFL.COM](#)

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "Embedded - Microcontrollers"

##### Details

Product Status	Active
Core Processor	e200z4
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, Ethernet, FlexRay, I <sup>2</sup> C, LINbus, SPI
Peripherals	DMA, I <sup>2</sup> S, POR, WDT
Number of I/O	-
Program Memory Size	1.5MB (1.5M x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	192K x 8
Voltage - Supply (Vcc/Vdd)	3.15V ~ 5.5V
Data Converters	A/D 36x10b, 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LFBGA
Supplier Device Package	100-MAPBGA (11x11)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5744bk1ammh2">https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5744bk1ammh2</a>

- Debug functionality
  - e200z2 core:NDI per IEEE-ISTO 5001-2008 Class3+
  - e200z4 core: NDI per IEEE-ISTO 5001-2008 Class 3+
- Timer
  - 16 Periodic Interrupt Timers (PITs)
  - Two System Timer Modules (STM)
  - Three Software Watchdog Timers (SWT)
  - 64 Configurable Enhanced Modular Input Output Subsystem (eMIOS) channels
- Device/board boundary Scan testing supported with Joint Test Action Group (JTAG) of IEEE 1149.1 and IEEE 1149.7 (CJTAG)
- Security
  - Hardware Security Module (HSMv2)
  - Password and Device Security (PASS) supporting advanced censorship and life-cycle management
  - One Fault Collection and Control Unit (FCCU) to collect faults and issue interrupts
- Functional Safety
  - ISO26262 ASIL-B compliance
- Multiple operating modes
  - Includes enhanced low power operation

**Table 4. MPC5746C Family Comparison - RAM Memory Map (continued)**

Start Address	End Address	Allocated size	Description	MPC5744	MPC5745	MPC5746
0x40030000	0x4003FFFF	64 KB	SRAM4	not available	available	available
0x40040000	0x4004FFFF	64 KB	SRAM5	not available	not available	available
0x40050000	0x4005FFFF	64 KB	SRAM6	not available	not available	available
0x40060000	0x4006FFFF	64 KB	SRAM7	not available	not available	optional
0x40070000	0x4007FFFF	64 KB	SRAM8	not available	not available	optional

## 3 Ordering parts

### 3.1 Determining valid orderable parts

To determine the orderable part numbers for this device, go to [www.nxp.com](http://www.nxp.com) and perform a part number search for the following device number: MPC5746C.

## General

Stress beyond the listed maximum values may affect device reliability or cause permanent damage to the device.

**Table 5. Absolute maximum ratings**

Symbol	Parameter	Conditions <sup>1</sup>	Min	Max	Unit
$V_{DD\_HV\_A}$ , $V_{DD\_HV\_B}$ , $V_{DD\_HV\_C}$ <sup>2,3</sup>	3.3 V - 5.5V input/output supply voltage	—	-0.3	6.0	V
$V_{DD\_HV\_FLA}$ <sup>4,5</sup>	3.3 V flash supply voltage (when supplying from an external source in bypass mode)	—	-0.3	3.63	V
$V_{DD\_LP\_DEC}$ <sup>6</sup>	Decoupling pin for low power regulators <sup>7</sup>	—	-0.3	1.32	V
$V_{DD\_HV\_ADC1\_REF}$ <sup>8</sup>	3.3 V / 5.0 V ADC1 high reference voltage	—	-0.3	6	V
$V_{DD\_HV\_ADC0}$	3.3 V to 5.5V ADC supply voltage	—	-0.3	6.0	V
$V_{DD\_HV\_ADC1}$					
$V_{SS\_HV\_ADC0}$	3.3V to 5.5V ADC supply ground	—	-0.1	0.1	V
$V_{SS\_HV\_ADC1}$					
$V_{DD\_LV}$ <sup>9, 10, 10, 11, 11, 12</sup>	Core logic supply voltage	—	-0.3	1.32	V
$V_{INA}$	Voltage on analog pin with respect to ground ( $V_{SS\_HV}$ )	—	-0.3	Min ( $V_{DD\_HV\_x}$ , $V_{DD\_HV\_ADCx}$ , $V_{DD\_ADCx\_REF}$ ) +0.3	V
$V_{IN}$	Voltage on any digital pin with respect to ground ( $V_{SS\_HV}$ )	Relative to $V_{DD\_HV\_A}$ , $V_{DD\_HV\_B}$ , $V_{DD\_HV\_C}$	-0.3	$V_{DD\_HV\_x} + 0.3$	V
$I_{INJPAD}$	Injected input current on any pin during overload condition	Always	-5	5	mA
$I_{INJSUM}$	Absolute sum of all injected input currents during overload condition	—	-50	50	mA
$T_{ramp}$	Supply ramp rate	—	0.5 V / min	100V/ms	—
$T_A$ <sup>13</sup>	Ambient temperature	—	-40	125	°C
$T_{STG}$	Storage temperature	—	-55	165	°C

1. All voltages are referred to  $VSS\_HV$  unless otherwise specified
2.  $VDD\_HV\_B$  and  $VDD\_HV\_C$  are common together on the 176 LQFP-EP package.
3. Allowed  $V_{DD\_HV\_x} = 5.5\text{--}6.0$  V for 60 seconds cumulative time with no restrictions, for 10 hours cumulative time device in reset,  $T_J = 150$  °C, remaining time at or below 5.5 V.
4.  $VDD\_HV\_FLA$  must be connected to  $VDD\_HV\_A$  when  $VDD\_HV\_A = 3.3$  V
5.  $VDD\_HV\_FLA$  must be disconnected from ANY power sources when  $VDD\_HV\_A = 5$  V
6. This pin should be decoupled with low ESR 1  $\mu$ F capacitor.
7. Not available for input voltage, only for decoupling internal regulators
8. 10-bit ADC does not have dedicated reference and its reference is bonded to 10-bit ADC supply( $VDD\_HV\_ADC0$ ) inside the package.
9. Allowed 1.45 – 1.5 V for 60 seconds cumulative time at maximum  $T_J = 150$  °C, remaining time as defined in footnotes 10 and 11.
10. Allowed 1.38 – 1.45 V – for 10 hours cumulative time at maximum  $T_J = 150$  °C, remaining time as defined in footnote 11.
11. 1.32 – 1.38 V range allowed periodically for supply with sinusoidal shape and average supply value below 1.326 V at maximum  $T_J = 150$  °C.
12. If HVD on core supply ( $V_{HVD\_LV\_x}$ ) is enabled, it will generate a reset when supply goes above threshold.
13.  $T_J=150^\circ\text{C}$ . Assumes  $T_A=125^\circ\text{C}$ 
  - Assumes maximum 0JA for 2s2p board. See [Thermal attributes](#)

## General

5.
  1. For VDD\_HV\_x, 1 $\mu$ f on each side of the chip
    - a. 0.1  $\mu$ f close to each VDD/VSS pin pair.
    - b. 10  $\mu$ f near for each power supply source
    - c. For VDD\_LV, 0.1uf close to each VDD/VSS pin pair is required. Depending on the selected regulation mode, this amount of capacitance will need to be subtracted from the total capacitance required by the regulator for e.g., as specified by CFP\_REG parameter.
  2. For VDD\_LV, 0.1uf close to each VDD/VSS pin pair is required. Depending on the selected regulation mode, this amount of capacitance will need to be subtracted from the total capacitance required by the regulator for e.g., as specified by CFP\_REG parameter
6. Only applicable to ADC1
7. In external ballast configuration the following must be ensured during power-up and power-down (Note: If V<sub>DD\_HV\_BALLAST</sub> is supplied from the same source as VDD\_HV\_A this condition is implicitly met):
  - During power-up, V<sub>DD\_HV\_BALLAST</sub> must have met the min spec of 2.25V before VDD\_HV\_A reaches the POR\_HV\_RISE min of 2.75V.
  - During power-down, V<sub>DD\_HV\_BALLAST</sub> must not drop below the min spec of 2.25V until VDD\_HV\_A is below POR\_HV\_FALL min of 2.7V.

## NOTE

For a typical configuration using an external ballast transistor with separate supply for VDD\_HV\_A and the ballast collector, a bulk storage capacitor (as defined in [Table 8](#)) is required on VDD\_HV\_A close to the device pins to ensure a stable supply voltage.

Extra care must be taken if the VDD\_HV\_A supply is also being used to power the external ballast transistor or the device is running in internal regulation mode. In these modes, the inrush current on device Power Up or on exit from Low Power Modes is significant and may cause the VDD\_HV\_A voltage to drop resulting in an LVD reset event. To avoid this, the board layout should be optimized to reduce common trace resistance or additional capacitance at the ballast transistor collector (or VDD\_HV\_A pins in the case of internal regulation mode) is required. NXP recommends that customers simulate the external voltage supply circuitry.

In all circumstances, the voltage on VDD\_HV\_A must be maintained within the specified operating range (see [Recommended operating conditions](#)) to prevent LVD events.

**Table 9. Voltage monitor electrical characteristics (continued)**

Symbol	Parameter	State	Conditions	Configuration			Threshold			Unit
				Power Up <sup>1</sup>	Mask Opt <sup>2, 2</sup>	Reset Type	Min	Typ	Max	
V <sub>LVD_LV_PD_2_cold</sub>	LV supply low voltage monitoring, detecting at the device pin	Fall	Untrimmed	No	Yes	Functional	Disabled at Start			
			Trimmed				1.1400	1.1550	1.1750	V
		Rise	Untrimmed				Disabled at Start			
			Trimmed				1.1600	1.1750	1.1950	V

1. All monitors that are active at power-up will gate the power up recovery and prevent exit from POWERUP phase until the minimum level is crossed. These monitors can in some cases be masked during normal device operation, but when active will always generate a destructive reset.
2. Voltage monitors marked as non maskable are essential for device operation and hence cannot be masked.
3. There is no voltage monitoring on the V<sub>DD\_HV\_ADC0</sub>, V<sub>DD\_HV\_ADC1</sub>, V<sub>DD\_HV\_B</sub> and V<sub>DD\_HV\_C</sub> I/O segments. For applications requiring monitoring of these segments, either connect these to V<sub>DD\_HV\_A</sub> at the PCB level or monitor externally.

## 4.5 Supply current characteristics

Current consumption data is given in the following table. These specifications are design targets and are subject to change per device characterization.

### NOTE

The ballast must be chosen in accordance with the ballast transistor supplier operating conditions and recommendations.

**Table 10. Current consumption characteristics**

Symbol	Parameter	Conditions <sup>1</sup>	Min	Typ	Max	Unit
I <sub>DD_BODY_1_2, 3</sub>	RUN Body Mode Profile Operating current	LV supply + HV supply + HV Flash supply + 2 x HV ADC supplies <sup>4, 4</sup> T <sub>a</sub> = 125°C <sup>5, 5</sup> V <sub>DD_LV</sub> = 1.25 V V <sub>DD_HV_A</sub> = 5.5V SYS_CLK = 80MHz	—	—	147	mA
		T <sub>a</sub> = 105°C	—	—	142	mA
		T <sub>a</sub> = 85 °C	—	—	137	mA

Table continues on the next page...

**Table 10. Current consumption characteristics (continued)**

Symbol	Parameter	Conditions <sup>1</sup>	Min	Typ	Max	Unit
I <sub>DD_BODY_2</sub> <sup>6</sup>	RUN Body Mode Profile Operating current	LV supply + HV supply + HV Flash supply + 2 x HV ADC supplies <sup>4</sup>	—	—	246	mA
		T <sub>a</sub> = 125°C <sup>5</sup>	—	—	235	mA
		V <sub>DD_LV</sub> = 1.25 V VDD_HV_A = 5.5V SYS_CLK = 160MHz	—	—	210	mA
I <sub>DD_BODY_3</sub> <sup>7</sup>	RUN Body Mode Profile Operating current	T <sub>a</sub> = 105°C	—	—	181	mA
		T <sub>a</sub> = 85°C	—	—	176	mA
		—	—	—	171	mA
I <sub>DD_BODY_4</sub> <sup>8</sup>	RUN Body Mode Profile Operating current	LV supply + HV supply + HV Flash supply + 2 x HV ADC supplies <sup>4</sup>	—	—	264	mA
		T <sub>a</sub> = 125 °C <sup>5</sup>	—	—	176	mA
		V <sub>DD_LV</sub> = 1.25 V VDD_HV_A = 5.5V SYS_CLK = 120MHz	—	—	171	mA
I <sub>DD_STOP</sub>	STOP mode Operating current	T <sub>a</sub> = 125 °C <sup>9</sup>	—	—	49	mA
		V <sub>DD_LV</sub> = 1.25 V	—	—	—	
		T <sub>a</sub> = 105 °C	—	10.6	—	
		V <sub>DD_LV</sub> = 1.25 V	—	8.1	—	
		T <sub>a</sub> = 85 °C	—	4.6	—	
		V <sub>DD_LV</sub> = 1.25 V	—	—	—	
		T <sub>a</sub> = 25 °C	—	—	—	
		V <sub>DD_LV</sub> = 1.25 V	—	—	—	
		—	—	—	—	
		—	—	—	—	

Table continues on the next page...

## 5.3 AC specifications @ 5 V Range

**Table 16. Functional Pad AC Specifications @ 5 V Range**

Symbol	Prop. Delay (ns) <sup>1</sup> L>H/H>L		Rise/Fall Edge (ns)		Drive Load (pF)	SIUL2_MSCRn[SRC 1:0]
	Min	Max	Min	Max		MSB,LSB
pad_sr_hv (output)		4.5/4.5		1.3/1.2	25	11
		6/6		2.5/2	50	
		13/13		9/9	200	
		5.25/5.25		3/2	25	10
		9/8		5/4	50	
		22/22		18/16	200	
		27/27		13/13	50	01 <sup>2,2</sup>
		40/40		24/24	200	
		40/40		24/24	50	00 <sup>2</sup>
pad_i_hv/ pad_sr_hv (input)		65/65		40/40	200	
pad_i_hv/ pad_sr_hv (input)		1.5/1.5		0.5/0.5	0.5	NA

- As measured from 50% of core side input to Voh/Vol of the output
- Slew rate control modes

### NOTE

The above specification is based on simulation data into an ideal lumped capacitor. Customer should use IBIS models for their specific board/loading conditions to simulate the expected signal integrity and edge rates of their system.

### NOTE

The above specification is measured between 20% / 80%.

## 5.4 DC electrical specifications @ 5 V Range

**Table 17. DC electrical specifications @ 5 V Range**

Symbol	Parameter	Value		Unit
		Min	Max	
Vih (pad_i_hv)	pad_i_hv Input Buffer High Voltage	0.7*VDD_HV_x	VDD_HV_x + 0.3	V

*Table continues on the next page...*




Figure 3. Start-up reset requirements




Figure 4. Noise filtering on reset signal

Table 18. Functional reset pad electrical specifications

Symbol	Parameter	Conditions	Value			Unit
			Min	Typ	Max	
V <sub>IH</sub>	CMOS Input Buffer High Voltage	—	0.65*V <sub>D<sub>D_HV_x</sub></sub>	—	V <sub>D<sub>D_HV_x</sub></sub> +0.3	V
V <sub>IL</sub>	CMOS Input Buffer Low Voltage	—	V <sub>D<sub>D_HV_x</sub></sub> -0.3	—	0.35*V <sub>D<sub>D_HV</sub></sub>	V

Table continues on the next page...

## Peripheral operating requirements and behaviours

**Table 18. Functional reset pad electrical specifications (continued)**

Symbol	Parameter	Conditions	Value			Unit
			Min	Typ	Max	
$V_{HYS}$	CMOS Input Buffer hysteresis	—	300	—	—	mV
$V_{DD\_POR}$	Minimum supply for strong pull-down activation	—	—	—	1.2	V
$I_{OL\_R}$	Strong pull-down current <sup>1, 1</sup>	Device under power-on reset $V_{DD\_HV\_A} = V_{DD\_POR}$ $V_{OL} = 0.35 \times V_{DD\_HV\_A}$	0.2	—	—	mA
		Device under power-on reset $V_{DD\_HV\_A} = V_{DD\_POR}$ $V_{OL} = 0.35 \times V_{DD\_HV\_IO}$	11	—	—	mA
$W_{FRST}$	RESET input filtered pulse	—	—	—	500	ns
$W_{NFRST}$	RESET input not filtered pulse	—	2000	—	—	ns
$ I_{WPUL} $	Weak pull-up current absolute value	RESET pin $V_{IN} = V_{DD}$	23	—	82	$\mu A$

1. Strong pull-down is active on PHASE0, PHASE1, PHASE2, and the beginning of PHASE3 for RESET.

## 5.6 PORST electrical specifications

**Table 19. PORST electrical specifications**

Symbol	Parameter	Value			Unit
		Min	Typ	Max	
$W_{FPORST}$	PORST input filtered pulse	—	—	200	ns
$W_{NFPORST}$	PORST input not filtered pulse	1000	—	—	ns
$V_{IH}$	Input high level	0.65 x $V_{DD\_HV\_A}$	—	—	V
$V_{IL}$	Input low level	—	—	0.35 x $V_{DD\_HV\_A}$	V

## 6 Peripheral operating requirements and behaviours

### 6.1 Analog

#### 6.1.1 ADC electrical specifications

The device provides a 12-bit Successive Approximation Register (SAR) Analog-to-Digital Converter.




Figure 7. Oscillator connections scheme

Table 23. Main oscillator electrical characteristics

Symbol	Parameter	Mode	Conditions	Min	Typ	Max	Unit
$f_{XOSCHS}$	Oscillator frequency	FSP/LCP		8		40	MHz
$g_{mXOSCHS}$	Driver Transconductance	LCP		23			mA/V
		FSP					
$V_{XOSCHS}$	Oscillation Amplitude	LCP <sup>1, 2, 1, 2</sup>	8 MHz		1.0		$V_{PP}$
			16 MHz		1.0		
			40 MHz		0.8		
$T_{XOSCHSSU}$	Startup time	FSP/LCP <sup>1</sup>	8 MHz		2		ms
			16 MHz		1		
			40 MHz		0.5		

Table continues on the next page...

**NOTE**

The above start up time of 1 us is equivalent to 16 cycles of 16 MHz.

**6.2.4 128 KHz Internal RC oscillator Electrical specifications****Table 26. 128 KHz Internal RC oscillator electrical specifications**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$F_{oscu}$ <sup>1</sup>	Oscillator frequency	Calibrated	119	128	136.5	KHz
	Temperature dependence				600	ppm/C
	Supply dependence				18	%/V
	Supply current	Clock running			2.75	$\mu$ A
		Clock stopped			200	nA

1. Vdd=1.2 V, 1.32V,  $T_a$ =-40 C, 125 C

**6.2.5 PLL electrical specifications****Table 27. PLL electrical specifications**

Parameter	Min	Typ	Max	Unit	Comments
Input Frequency	8		40	MHz	
VCO Frequency Range	600		1280	MHz	
Duty Cycle at pllclkout	48%		52%		This specification is guaranteed at PLL IP boundary
Period Jitter			See Table 28	ps	NON SSCG mode
TIE			See Table 28		at 960 M Integrated over 1MHz offset not valid in SSCG mode
Modulation Depth (Center Spread)	+/- 0.25%		+/- 3.0%		
Modulation Frequency			32	KHz	
Lock Time			60	$\mu$ s	Calibration mode

**Table 28. Jitter calculation**

Type of jitter	Jitter due to Supply Noise (ps) $J_{SN}$ <sup>1</sup>	Jitter due to Fractional Mode (ps) $J_{SDM}$ <sup>2</sup>	Jitter due to Fractional Mode $J_{SSCG}$ (ps) <sup>3</sup>	1 Sigma Random Jitter $J_{RJ}$ (ps) <sup>4</sup>	Total Period Jitter (ps)
Period Jitter	60 ps	3% of pllclkout1,2	Modulation depth	0.1% of pllclkout1,2	+/-( $J_{SN}+J_{SDM}+J_{SSCG}+N^{[4]}$ $\times J_{RJ}$ )

Table continues on the next page...

**Table 30. Flash memory program and erase specifications**

Symbol	Characteristic <sup>1</sup>	Typ <sup>2</sup>	Factory Programming <sup>3, 4</sup>		Field Update		Unit
			Initial Max	Initial Max, Full Temp	Typical End of Life <sup>5</sup>	Lifetime Max <sup>6</sup>	
			20°C ≤ T <sub>A</sub> ≤ 30°C	-40°C ≤ T <sub>J</sub> ≤ 150°C	-40°C ≤ T <sub>J</sub> ≤ 150°C	≤ 1,000 cycles	≤ 250,000 cycles
t <sub>dwpgm</sub>	Doubleword (64 bits) program time	43	100	150	55	500	μs
t <sub>ppgm</sub>	Page (256 bits) program time	73	200	300	108	500	μs
t <sub>qppgm</sub>	Quad-page (1024 bits) program time	268	800	1,200	396	2,000	μs
t <sub>16kers</sub>	16 KB Block erase time	168	290	320	250	1,000	ms
t <sub>16kpgm</sub>	16 KB Block program time	34	45	50	40	1,000	ms
t <sub>32kers</sub>	32 KB Block erase time	217	360	390	310	1,200	ms
t <sub>32kpgm</sub>	32 KB Block program time	69	100	110	90	1,200	ms
t <sub>64kers</sub>	64 KB Block erase time	315	490	590	420	1,600	ms
t <sub>64kpgm</sub>	64 KB Block program time	138	180	210	170	1,600	ms
t <sub>256kers</sub>	256 KB Block erase time	884	1,520	2,030	1,080	4,000	—
t <sub>256kpgm</sub>	256 KB Block program time	552	720	880	650	4,000	—


1. Program times are actual hardware programming times and do not include software overhead. Block program times assume quad-page programming.
2. Typical program and erase times represent the median performance and assume nominal supply values and operation at 25 °C. Typical program and erase times may be used for throughput calculations.
3. Conditions: ≤ 150 cycles, nominal voltage.
4. Plant Programming times provide guidance for timeout limits used in the factory.
5. Typical End of Life program and erase times represent the median performance and assume nominal supply values. Typical End of Life program and erase values may be used for throughput calculations.
6. Conditions: -40°C ≤ T<sub>J</sub> ≤ 150°C, full spec voltage.

### 6.3.2 Flash memory Array Integrity and Margin Read specifications

**Table 31. Flash memory Array Integrity and Margin Read specifications**

Symbol	Characteristic	Min	Typical	Max <sup>1, 1</sup>	Units <sup>2, 2</sup>
t <sub>ai16kseq</sub>	Array Integrity time for sequential sequence on 16 KB block.	—	—	512 x Tperiod x Nread	—
t <sub>ai32kseq</sub>	Array Integrity time for sequential sequence on 32 KB block.	—	—	1024 x Tperiod x Nread	—
t <sub>ai64kseq</sub>	Array Integrity time for sequential sequence on 64 KB block.	—	—	2048 x Tperiod x Nread	—

Table continues on the next page...



### 6.3.5 Flash memory AC timing specifications

Table 33. Flash memory AC timing specifications

Symbol	Characteristic	Min	Typical	Max	Units
$t_{psus}$	Time from setting the MCR-PSUS bit until MCR-DONE bit is set to a 1.	—	9.4 plus four system clock periods	11.5 plus four system clock periods	μs
$t_{esus}$	Time from setting the MCR-ESUS bit until MCR-DONE bit is set to a 1.	—	16 plus four system clock periods	20.8 plus four system clock periods	μs
$t_{res}$	Time from clearing the MCR-ESUS or PSUS bit with EHV = 1 until DONE goes low.	—	—	100	ns
$t_{done}$	Time from 0 to 1 transition on the MCR-EHV bit initiating a program/erase until the MCR-DONE bit is cleared.	—	—	5	ns
$t_{dones}$	Time from 1 to 0 transition on the MCR-EHV bit aborting a program/erase until the MCR-DONE bit is set to a 1.	—	16 plus four system clock periods	20.8 plus four system clock periods	μs

Table continues on the next page...



## 6.4 Communication interfaces

### 6.4.1 DSPI timing

Table 35. DSPI electrical specifications

No	Symbol	Parameter	Conditions	High Speed Mode		Low Speed mode		Unit
				Min	Max	Min	Max	
1	$t_{SCK}$	DSPI cycle time	Master (MTFE = 0)	25	—	50	—	ns
			Slave (MTFE = 0)	40	—	60	—	
2	$t_{CSC}$	PCS to SCK delay	—	16	—	—	—	ns
3	$t_{ASC}$	After SCK delay	—	16	—	—	—	ns
4	$t_{SDC}$	SCK duty cycle	—	$t_{SCK}/2 - 10$	$t_{SCK}/2 + 10$	—	—	ns
5	$t_A$	Slave access time	$\overline{SS}$ active to SOUT valid	—	40	—	—	ns
6	$t_{DIS}$	Slave SOUT disable time	$\overline{SS}$ inactive to SOUT High-Z or invalid	—	10	—	—	ns
7	$t_{PCSC}$	PCSx to PCSS time	—	13	—	—	—	ns
8	$t_{PASC}$	PCSS to PCSx time	—	13	—	—	—	ns
9	$t_{SUI}$	Data setup time for inputs	Master (MTFE = 0)	NA	—	20	—	ns
			Slave	2	—	2	—	
			Master (MTFE = 1, CPHA = 0)	15	—	8 <sup>1, 1</sup>	—	
			Master (MTFE = 1, CPHA = 1)	15	—	20	—	
10	$t_{HI}$	Data hold time for inputs	Master (MTFE = 0)	NA	—	-5	—	ns
			Slave	4	—	4	—	
			Master (MTFE = 1, CPHA = 0)	0	—	11 <sup>1</sup>	—	
			Master (MTFE = 1, CPHA = 1)	0	—	-5	—	
11	$t_{SUO}$	Data valid (after SCK edge)	Master (MTFE = 0)	—	NA	—	4	ns
			Slave	—	15	—	23	
			Master (MTFE = 1, CPHA = 0)	—	4	—	16 <sup>1</sup>	
			Master (MTFE = 1, CPHA = 1)	—	4	—	4	


Table continues on the next page...

**Figure 10. DSPI classic SPI timing — slave, CPHA = 0****Figure 11. DSPI classic SPI timing — slave, CPHA = 1**

**Table 39. TxD output characteristics (continued)**

Name	Description <sup>1</sup>	Min	Max	Unit
dCCTxD <sub>01</sub>	Sum of delay between Clk to Q of the last FF and the final output buffer, rising edge	—	25	ns
dCCTxD <sub>10</sub>	Sum of delay between Clk to Q of the last FF and the final output buffer, falling edge	—	25	ns

1. All parameters specified for  $V_{DD\_HV\_IOX} = 3.3 \text{ V } -5\%, +\pm 10\%$ ,  $T_J = -40 \text{ }^\circ\text{C} / 150 \text{ }^\circ\text{C}$ , TxD pin load maximum 25 pF.  
 2. For 3.3 V  $\pm 10\%$  operation, this specification is 10 ns.



\*FlexRay Protocol Engine Clock

**Figure 20. TxD Signal propagation delays**


#### 6.4.2.4 RxD

**Table 40. RxD input characteristic**

Name	Description <sup>1</sup>	Min	Max	Unit
C_CCRxD	Input capacitance on RxD pin	—	7	pF
uCCLogic_1	Threshold for detecting logic high	35	70	%
uCCLogic_0	Threshold for detecting logic low	30	65	%
dCCRxD <sub>01</sub>	Sum of delay from actual input to the D input of the first FF, rising edge	—	10	ns
dCCRxD <sub>10</sub>	Sum of delay from actual input to the D input of the first FF, falling edge	—	10	ns

**Table 44. Slave mode SAI Timing (continued)**

No	Parameter	Value		Unit
		Min	Max	
S15	SAI_BCLK to SAI_TXD/SAI_FS output valid	-	28	ns
S16	SAI_BCLK to SAI_TXD/SAI_FS output invalid	0	-	ns
S17	SAI_RXD setup before SAI_BCLK	10	-	ns
S18	SAI_RXD hold after SAI_BCLK	2	-	ns

**Figure 24. Slave mode SAI Timing**

## 6.5 Debug specifications


### 6.5.1 JTAG interface timing

**Table 45. JTAG pin AC electrical characteristics <sup>1</sup>**


#	Symbol	Characteristic	Min	Max	Unit
1	$t_{JCYC}$	TCK Cycle Time <sup>2, 2</sup>	62.5	—	ns
2	$t_{JDC}$	TCK Clock Pulse Width	40	60	%
3	$t_{TCKRISE}$	TCK Rise and Fall Times (40% - 70%)	—	3	ns
4	$t_{TMSS}, t_{TDIS}$	TMS, TDI Data Setup Time	5	—	ns
5	$t_{TMSH}, t_{TDIH}$	TMS, TDI Data Hold Time	5	—	ns
6	$t_{TDOV}$	TCK Low to TDO Data Valid	—	20 <sup>3, 3</sup>	ns
7	$t_{TDOI}$	TCK Low to TDO Data Invalid	0	—	ns
8	$t_{TDOHZ}$	TCK Low to TDO High Impedance	—	15	ns
11	$t_{BSDV}$	TCK Falling Edge to Output Valid	—	600 <sup>4, 4</sup>	ns

Table continues on the next page...


## Reset sequence




**Figure 32. Destructive reset sequence, BIST enabled**



**Figure 33. Destructive reset sequence, BIST disabled**



**Figure 34. External reset sequence long, BIST enabled**



**Figure 35. Functional reset sequence long**

**Table 51. Revision History (continued)**

Rev. No.	Date	Substantial Changes
		<ul style="list-style-type: none"> <li>• In section: Voltage monitor electrical characteristics           <ul style="list-style-type: none"> <li>• Updated description for Low Voltage detector block.</li> <li>• Added note, BCP56, MCP68 and MJD31 are guaranteed ballasts.</li> </ul> </li> <li>• In table: Voltage regulator electrical specifications           <ul style="list-style-type: none"> <li>• Added footnote, Ceramic X7R or X5R type with capacitance-temperature characteristics +/-15% of -55 degC to +125degC is recommended. The tolerance +/-20% is acceptable.</li> </ul> </li> <li>• Revised table, Voltage monitor electrical characteristics</li> </ul>
		<ul style="list-style-type: none"> <li>• In section: Supply current characteristics           <ul style="list-style-type: none"> <li>• In table: Current consumption characteristics               <ul style="list-style-type: none"> <li>• IDD_BODY_4: Updated SYS_CLK to 120 MHz.</li> <li>• IDD_BODY_4: Updated Max for <math>T_a = 105^\circ\text{C}</math> fand <math>85^\circ\text{C}</math> )</li> <li>• I<sub>dd</sub>_STOP: Added condition for <math>T_a = 105^\circ\text{C}</math> and removed Max value for <math>T_a = 85^\circ\text{C}</math>.</li> <li>• I<sub>DD_HV_ADC_REF</sub>: Added condition for <math>T_a = 105^\circ\text{C}</math> and <math>85^\circ\text{C}</math> and removed Max value for <math>T_a = 25^\circ\text{C}</math>.</li> <li>• I<sub>DD_HV_FLASH</sub>: Added condition for <math>T_a = 105^\circ\text{C}</math> and <math>85^\circ\text{C}</math></li> </ul> </li> <li>• In table: Low Power Unit (LPU) Current consumption characteristics               <ul style="list-style-type: none"> <li>• LPU_RUN and LPU_STOP: Added condition for <math>T_a = 105^\circ\text{C}</math> and <math>85^\circ\text{C}</math></li> </ul> </li> <li>• In table: STANDBY Current consumption characteristics               <ul style="list-style-type: none"> <li>• Added condition for <math>T_a = 105^\circ\text{C}</math> and <math>85^\circ\text{C}</math> for all entries.</li> </ul> </li> </ul> </li> <li>• In section: I/O parameters           <ul style="list-style-type: none"> <li>• In table: Functional Pad AC Specifications @ 3.3 V Range               <ul style="list-style-type: none"> <li>• Updated values for 'pad_sr_hv (output)'</li> </ul> </li> <li>• In table: DC electrical specifications @ 3.3V Range               <ul style="list-style-type: none"> <li>• Updated Min and Max values for Vih and Vil respectively.</li> </ul> </li> <li>• In table: Functional Pad AC Specifications @ 5 V Range               <ul style="list-style-type: none"> <li>• Updated values for 'pad_sr_hv (output)'</li> </ul> </li> <li>• In table DC electrical specifications @ 5 V Range               <ul style="list-style-type: none"> <li>• Updated Min value for Vhys</li> </ul> </li> </ul> </li> </ul>

*Table continues on the next page...*

## Revision History

**Table 51. Revision History (continued)**

Rev. No.	Date	Substantial Changes
Rev 3	2 March 2016	<ul style="list-style-type: none"> <li>• In section, <a href="#">Recommended operating conditions</a> <ul style="list-style-type: none"> <li>• Added a new Note</li> </ul> </li> <li>• In section, <a href="#">Voltage regulator electrical characteristics</a> <ul style="list-style-type: none"> <li>• In table, Voltage regulator electrical specifications:           <ul style="list-style-type: none"> <li>• Added a new row for <math>C_{HV\_VDD\_B}</math></li> <li>• Added a footnote on <math>V_{DD\_HV\_BALLAST}</math></li> </ul> </li> <li>• Added a new Note at the end of this section</li> </ul> </li> <li>• In section, <a href="#">Voltage monitor electrical characteristics</a> <ul style="list-style-type: none"> <li>• In table, Voltage monitor electrical characteristics:           <ul style="list-style-type: none"> <li>• Removed "<math>V_{LVD\_FLASH}</math>" and "<math>V_{LVD\_FLASH}</math> during low power mode using LPBG as reference" rows</li> <li>• Updated Fall and Rise trimmed Minimum values for <math>V_{HVD\_LV\_cold}</math></li> </ul> </li> </ul> </li> <li>• In section, <a href="#">Supply current characteristics</a> <ul style="list-style-type: none"> <li>• In table, Current consumption characteristics:           <ul style="list-style-type: none"> <li>• Updated the footnote mentioned in the Condition column of <math>I_{DD\_STOP}</math> row</li> <li>• Updated all TBD values</li> </ul> </li> <li>• In table, Low Power Unit (LPU) Current consumption characteristics:           <ul style="list-style-type: none"> <li>• Updated the typical value of LPU_STOP to 0.18 mA</li> <li>• Updated all TBD values</li> </ul> </li> <li>• In table, STANDBY Current consumption characteristics:           <ul style="list-style-type: none"> <li>• Updated all TBD values</li> </ul> </li> </ul> </li> <li>• In section, <a href="#">AC specifications @ 3.3 V Range</a> <ul style="list-style-type: none"> <li>• In table, Functional Pad AC Specifications @ 3.3 V Range:           <ul style="list-style-type: none"> <li>• Updated Rise/Fall Edge values</li> </ul> </li> </ul> </li> <li>• In section, <a href="#">DC electrical specifications @ 3.3V Range</a> <ul style="list-style-type: none"> <li>• In table, DC electrical specifications @ 3.3V Range:           <ul style="list-style-type: none"> <li>• Updated Max value for Vol to <math>0.1 * VDD\_HV\_x</math></li> </ul> </li> </ul> </li> <li>• In section, <a href="#">AC specifications @ 5 V Range</a> <ul style="list-style-type: none"> <li>• In table, Functional Pad AC Specifications @ 5 V Range:           <ul style="list-style-type: none"> <li>• Updated Rise/Fall Edge values</li> </ul> </li> </ul> </li> <li>• In section, <a href="#">DC electrical specifications @ 5 V Range</a> <ul style="list-style-type: none"> <li>• In table, DC electrical specifications @ 5 V Range:           <ul style="list-style-type: none"> <li>• Updated Min and Max values for Pull_loh and Pull_lol rows</li> <li>• Updated Max value for Vol to <math>0.1 * VDD\_HV\_x</math></li> </ul> </li> </ul> </li> <li>• In section, <a href="#">Reset pad electrical characteristics</a> <ul style="list-style-type: none"> <li>• In table, Functional reset pad electrical specifications:           <ul style="list-style-type: none"> <li>• Updated parameter column for <math>V_{IH}</math>, <math>V_{IL}</math> and <math>V_{HYS}</math> rows</li> <li>• Updated Min and Max values for <math>V_{IH}</math> and <math>V_{IL}</math> rows</li> </ul> </li> </ul> </li> <li>• In section, <a href="#">PORST electrical specifications</a> <ul style="list-style-type: none"> <li>• In table, PORST electrical specifications:           <ul style="list-style-type: none"> <li>• Updated Unit and Min/Max values for <math>V_{IH}</math> and <math>V_{IL}</math> rows</li> </ul> </li> </ul> </li> <li>• In section, <a href="#">Input equivalent circuit and ADC conversion characteristics</a> <ul style="list-style-type: none"> <li>• In table, ADC conversion characteristics (for 12-bit):           <ul style="list-style-type: none"> <li>• Updated "ADC Analog Pad (pad going to one ADC)" row</li> </ul> </li> <li>• In table, ADC conversion characteristics (for 10-bit):           <ul style="list-style-type: none"> <li>• Updated "ADC Analog Pad (pad going to one ADC)" row</li> </ul> </li> </ul> </li> <li>• In section, <a href="#">Analog Comparator (CMP) electrical specifications</a> <ul style="list-style-type: none"> <li>• In table, Comparator and 6-bit DAC electrical specifications:           <ul style="list-style-type: none"> <li>• Updated Min and Max values for <math>V_{AO}</math> to <math>\pm 47 \text{ mV}</math></li> <li>• Updated Max value for <math>t_{PLS}</math> to <math>21 \mu\text{s}</math></li> </ul> </li> </ul> </li> </ul>