

Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "Embedded - Microcontrollers"

Details

Product Status	Active
Core Processor	e200z4
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, Ethernet, FlexRay, I ² C, LINbus, SPI
Peripherals	DMA, I ² S, POR, WDT
Number of I/O	-
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	3.15V ~ 5.5V
Data Converters	A/D 36x10b, 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LFBGA
Supplier Device Package	100-MAPBGA (11x11)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5745bbk1ammh2

Table of Contents

1	Block diagram.....	4
2	Family comparison.....	4
3	Ordering parts.....	8
3.1	Determining valid orderable parts	8
3.2	Ordering Information	9
4	General.....	9
4.1	Absolute maximum ratings.....	9
4.2	Recommended operating conditions.....	11
4.3	Voltage regulator electrical characteristics.....	13
4.4	Voltage monitor electrical characteristics.....	17
4.5	Supply current characteristics.....	18
4.6	Electrostatic discharge (ESD) characteristics.....	22
4.7	Electromagnetic Compatibility (EMC) specifications....	23
5	I/O parameters.....	23
5.1	AC specifications @ 3.3 V Range.....	23
5.2	DC electrical specifications @ 3.3V Range.....	24
5.3	AC specifications @ 5 V Range.....	25
5.4	DC electrical specifications @ 5 V Range.....	25
5.5	Reset pad electrical characteristics.....	26
5.6	PORST electrical specifications.....	28
6	Peripheral operating requirements and behaviours.....	28
6.1	Analog.....	28
6.1.1	ADC electrical specifications.....	28
6.1.2	Analog Comparator (CMP) electrical specifications.....	33
6.2	Clocks and PLL interfaces modules.....	34
6.2.1	Main oscillator electrical characteristics.....	34
6.2.2	32 kHz Oscillator electrical specifications	36
6.2.3	16 MHz RC Oscillator electrical specifications.....	36
6.2.4	128 KHz Internal RC oscillator Electrical specifications	37
6.2.5	PLL electrical specifications	37
6.3	Memory interfaces.....	38
6.3.1	Flash memory program and erase specifications.....	38
6.3.2	Flash memory Array Integrity and Margin Read specifications.....	39
6.3.3	Flash memory module life specifications.....	40
6.3.4	Data retention vs program/erase cycles.....	40
6.3.5	Flash memory AC timing specifications.....	41
6.3.6	Flash read wait state and address pipeline control settings	42
6.4	Communication interfaces.....	43
6.4.1	DSPI timing.....	43
6.4.2	FlexRay electrical specifications.....	49
6.4.2.1	FlexRay timing.....	49
6.4.2.2	TxEN.....	49
6.4.2.3	TxD.....	50
6.4.2.4	RxD.....	51
6.4.3	Ethernet switching specifications.....	52
6.4.4	SAI electrical specifications	53
6.5	Debug specifications.....	55
6.5.1	JTAG interface timing	55
6.5.2	Nexus timing.....	58
6.5.3	WKPU/NMI timing.....	60
6.5.4	External interrupt timing (IRQ pin).....	61
7	Thermal attributes.....	61
7.1	Thermal attributes.....	61
8	Dimensions.....	65
8.1	Obtaining package dimensions	65
9	Pinouts.....	66
9.1	Package pinouts and signal descriptions.....	66
10	Reset sequence.....	66
10.1	Reset sequence.....	66
10.1.1	Reset sequence duration.....	66
10.1.2	BAF execution duration.....	66
10.1.3	Reset sequence description.....	67
11	Revision History.....	69
11.1	Revision History.....	69

1 Block diagram




Figure 1. MPC5746C block diagram

2 Family comparison

The following table provides a summary of the different members of the MPC5746C family and their proposed features. This information is intended to provide an understanding of the range of functionality offered by this family. For full details of all of the family derivatives please contact your marketing representative.

4. VDD_LV supply pins should never be grounded (through a small impedance). If these are not driven, they should only be left floating
5. VIN1_CMP_REF \leq VDD_HV_A
6. This supply is shorted VDD_HV_A on lower packages.
7. $T_J=150^{\circ}\text{C}$. Assumes $T_A=125^{\circ}\text{C}$
 - Assumes maximum θ_{JA} of 2s2p board. See [Thermal attributes](#)

4.3 Voltage regulator electrical characteristics

The voltage regulator is composed of the following blocks:

- Choice of generating supply voltage for the core area.
 - Control of external NPN ballast transistor
 - Generating core supply using internal ballast transistor
 - Connecting an external 1.25 V (nominal) supply directly without the NPN ballast
- Internal generation of the 3.3 V flash supply when device connected in 5V applications
- External bypass of the 3.3 V flash regulator when device connected in 3.3V applications
- Low voltage detector - low threshold (LVD_IO_A_LO) for V_{DD_HV_IO_A} supply
- Low voltage detector - high threshold (LVD_IO_A_Hi) for V_{DD_HV_IO_A} supply
- Low voltage detector (LVD_FLASH) for 3.3 V flash supply (VDD_HV_FLA)
- Various low voltage detectors (LVD_LV_x)
- High voltage detector (HVD_LV_cold) for 1.2 V digital core supply (VDD_LV)
- Power on Reset (POR_LV) for 1.25 V digital core supply (VDD_LV)
- Power on Reset (POR_HV) for 3.3 V to 5 V supply (VDD_HV_A)

The following bipolar transistors¹ are supported, depending on the device performance requirements. As a minimum the following must be considered when determining the most appropriate solution to maintain the device under its maximum power dissipation capability: current, ambient temperature, mounting pad area, duty cycle and frequency for I_{dd}, collector voltage, etc

1. BCP56, MCP68 and MJD31 are guaranteed ballasts.

Table 8. Voltage regulator electrical specifications (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$C_{\text{flash_reg}}^4$	External decoupling / stability capacitor for internal Flash regulators	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	1.32	2.2	3	μF
	Combined ESR of external capacitor	—	0.001	—	0.03	Ohm
$C_{\text{HV_VDD_A}}$	VDD_HV_A supply capacitor ^{5, 5}	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	1	—	—	μF
$C_{\text{HV_VDD_B}}$	VDD_HV_B supply capacitor ⁵	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	1	—	—	μF
$C_{\text{HV_VDD_C}}$	VDD_HV_C supply capacitor ⁵	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	1	—	—	μF
$C_{\text{HV_ADC0}}$ $C_{\text{HV_ADC1}}$	HV ADC supply decoupling capacitances	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	1	—	—	μF
$C_{\text{HV_ADR}}^6$	HV ADC SAR reference supply decoupling capacitances	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	0.47	—	—	μF
$V_{\text{DD_HV_BALLAST}}^7$	FPREG Ballast collector supply voltage	When collector of NPN ballast is directly supplied by an on board supply source (not shared with VDD_HV_A supply pin) without any series resistance, that is, $R_{\text{C_BALLAST}}$ less than 0.01 Ohm.	2.25	—	5.5	V
$R_{\text{C_BALLAST}}$	Series resistor on collector of FPREG ballast	When VDD_HV_BALLAST is shorted to VDD_HV_A on the board	—	—	0.1	Ohm
t_{SU}	Start-up time with external ballast after main supply (VDD_HV_A) stabilization	$C_{\text{fp_reg}} = 3 \mu\text{F}$	—	74	—	μs
$t_{\text{SU_int}}$	Start-up time with internal ballast after main supply (VDD_HV_A) stabilization	$C_{\text{fp_reg}} = 3 \mu\text{F}$	—	103	—	μs
t_{ramp}	Load current transient	Iload from 15% to 55% $C_{\text{fp_reg}} = 3 \mu\text{F}$	—	1.0	—	μs

1. Split capacitance on each pair VDD_LV pin should sum up to a total value of $C_{\text{fp_reg}}$
2. Typical values will vary over temperature, voltage, tolerance, drift, but total variation must not exceed minimum and maximum values.
3. Ceramic X7R or X5R type with capacitance-temperature characteristics +/-15% of -55 degC to +125degC is recommended. The tolerance +/-20% is acceptable.
4. It is required to minimize the board parasitic inductance from decoupling capacitor to VDD_HV_FLA pin and the routing inductance should be less than 1nH.

General

5.
 1. For VDD_HV_x, 1 μ f on each side of the chip
 - a. 0.1 μ f close to each VDD/VSS pin pair.
 - b. 10 μ f near for each power supply source
 - c. For VDD_LV, 0.1uf close to each VDD/VSS pin pair is required. Depending on the selected regulation mode, this amount of capacitance will need to be subtracted from the total capacitance required by the regulator for e.g., as specified by CFP_REG parameter.
 2. For VDD_LV, 0.1uf close to each VDD/VSS pin pair is required. Depending on the selected regulation mode, this amount of capacitance will need to be subtracted from the total capacitance required by the regulator for e.g., as specified by CFP_REG parameter
6. Only applicable to ADC1
7. In external ballast configuration the following must be ensured during power-up and power-down (Note: If V_{DD_HV_BALLAST} is supplied from the same source as VDD_HV_A this condition is implicitly met):
 - During power-up, V_{DD_HV_BALLAST} must have met the min spec of 2.25V before VDD_HV_A reaches the POR_HV_RISE min of 2.75V.
 - During power-down, V_{DD_HV_BALLAST} must not drop below the min spec of 2.25V until VDD_HV_A is below POR_HV_FALL min of 2.7V.

NOTE

For a typical configuration using an external ballast transistor with separate supply for VDD_HV_A and the ballast collector, a bulk storage capacitor (as defined in [Table 8](#)) is required on VDD_HV_A close to the device pins to ensure a stable supply voltage.

Extra care must be taken if the VDD_HV_A supply is also being used to power the external ballast transistor or the device is running in internal regulation mode. In these modes, the inrush current on device Power Up or on exit from Low Power Modes is significant and may cause the VDD_HV_A voltage to drop resulting in an LVD reset event. To avoid this, the board layout should be optimized to reduce common trace resistance or additional capacitance at the ballast transistor collector (or VDD_HV_A pins in the case of internal regulation mode) is required. NXP recommends that customers simulate the external voltage supply circuitry.

In all circumstances, the voltage on VDD_HV_A must be maintained within the specified operating range (see [Recommended operating conditions](#)) to prevent LVD events.

**Table 12. STANDBY Current consumption characteristics
(continued)**

Symbol	Parameter	Conditions ¹	Min	Typ	Max	Unit
STANDBY2	STANDBY with 128K RAM	T _a = 25 °C	—	75	—	µA
		T _a = 85 °C	—	155	730	
		T _a = 105 °C	—	255	1350	
		T _a = 125 °C ²	—	396	2600	
STANDBY3	STANDBY with 256K RAM	T _a = 25 °C	—	80	—	µA
		T _a = 85 °C	—	180	800	
		T _a = 105 °C	—	290	1425	
		T _a = 125 °C ²	—	465	2900	
STANDBY3	FIRC ON	T _a = 25 °C	—	500	—	µA

1. The content of the Conditions column identifies the components that draw the specific current.
2. Assuming Ta=Tj, as the device is in static (fully clock gated) mode. Assumes maximum θJA of 2s2p board. See [Thermal attributes](#)

4.6 Electrostatic discharge (ESD) characteristics

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n + 1) supply pin). This test conforms to the AEC-Q100-002/-003/-011 standard.

NOTE

A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Table 13. ESD ratings

Symbol	Parameter	Conditions ¹	Class	Max value ²	Unit
V _{ESD(HBM)}	Electrostatic discharge (Human Body Model)	T _A = 25 °C conforming to AEC-Q100-002	H1C	2000	V
V _{ESD(CDM)}	Electrostatic discharge (Charged Device Model)	T _A = 25 °C conforming to AEC-Q100-011	C3A	500 750 (corners)	V

1. All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.
2. Data based on characterization results, not tested in production.

5.2 DC electrical specifications @ 3.3V Range

Table 15. DC electrical specifications @ 3.3V Range

Symbol	Parameter	Value		Unit
		Min	Max	
Vih (pad_i_hv)	Pad_I_HV Input Buffer High Voltage	0.72*VDD_HV_x	VDD_HV_x + 0.3	V
Vil (pad_i_hv)	Pad_I_HV Input Buffer Low Voltage	VDD_HV_x - 0.3	0.45*VDD_HV_x	V
Vhys (pad_i_hv)	Pad_I_HV Input Buffer Hysteresis	0.11*VDD_HV_x		V
Vih_hys	CMOS Input Buffer High Voltage (with hysteresis enabled)	0.67*VDD_HV_x	VDD_HV_x + 0.3	V
Vil_hys	CMOS Input Buffer Low Voltage (with hysteresis enabled)	VDD_HV_x - 0.3	0.35*VDD_HV_x	V
Vih	CMOS Input Buffer High Voltage (with hysteresis disabled)	0.57 * VDD_HV_x ^{1, 1}	VDD_HV_x ¹ + 0.3	V
Vil	CMOS Input Buffer Low Voltage (with hysteresis disabled)	VDD_HV_x - 0.3	0.4 * VDD_HV_x ¹	V
Vhys	CMOS Input Buffer Hysteresis	0.09 * VDD_HV_x ¹		V
Pull_IIH (pad_i_hv)	Weak Pullup Current ^{2, 2} Low	15		µA
Pull_IIH (pad_i_hv)	Weak Pullup Current ^{3, 3} High		55	µA
Pull_IIL (pad_i_hv)	Weak Pulldown Current ³ Low	28		µA
Pull_IIL (pad_i_hv)	Weak Pulldown Current ² High		85	µA
Pull_loh	Weak Pullup Current ⁴	15	50	µA
Pull_lol	Weak Pulldown Current ⁵	15	50	µA
linact_d	Digital Pad Input Leakage Current (weak pull inactive)	-2.5	2.5	µA
Voh	Output High Voltage ⁶	0.8 *VDD_HV_x ¹	—	V
Vol	Output Low Voltage ⁷	—	0.2 *VDD_HV_x ¹	V
	Output Low Voltage ⁸		0.1 *VDD_HV_x	
loh_f	Full drive loh ^{9, 9} (SIUL2_MSCRn.SRC[1:0] = 11)	18	70	mA
lol_f	Full drive lol ⁹ (SIUL2_MSCRn.SRC[1:0] = 11)	21	120	mA
loh_h	Half drive loh ⁹ (SIUL2_MSCRn.SRC[1:0] = 10)	9	35	mA
lol_h	Half drive lol ⁹ (SIUL2_MSCRn.SRC[1:0] = 10)	10.5	60	mA

1. $VDD_HV_x = VDD_HV_A, VDD_HV_B, VDD_HV_C$

2. Measured when pad=0.69*VDD_HV_x

3. Measured when pad=0.49*VDD_HV_x

4. Measured when pad = 0 V

5. Measured when pad = VDD_HV_x

6. Measured when pad is sourcing 2 mA

7. Measured when pad is sinking 2 mA

8. Measured when pad is sinking 1.5 mA

9. Ioh/lol is derived from spice simulations. These values are NOT guaranteed by test.




Figure 5. ADC characteristics and error definitions

6.1.1.1 Input equivalent circuit and ADC conversion characteristics




Figure 6. Input equivalent circuit

NOTE

The ADC performance specifications are not guaranteed if two ADCs simultaneously sample the same shared channel.

Table 20. ADC conversion characteristics (for 12-bit)

Symbol	Parameter	Conditions	Min	Typ ¹	Max	Unit
f_{CK}	ADC Clock frequency (depends on ADC configuration) (The duty cycle depends on AD_CK ² frequency)	—	15.2	80	80	MHz
f_s	Sampling frequency	80 MHz	—	—	1.00	MHz
t_{sample}	Sample time ³	80 MHz@ 100 ohm source impedance	250	—	—	ns
t_{conv}	Conversion time ⁴	80 MHz	700	—	—	ns
t_{total_conv}	Total Conversion time $t_{sample} + t_{conv}$ (for standard and extended channels)	80 MHz	1.5 ⁵	—	—	μs
	Total Conversion time $t_{sample} + t_{conv}$ (for precision channels)			1	—	—
C_S ^{6, 6}	ADC input sampling capacitance	—	—	3	5	pF
C_{P1} ⁶	ADC input pin capacitance 1	—	—	—	5	pF
C_{P2} ⁶	ADC input pin capacitance 2	—	—	—	0.8	pF
R_{SW1} ⁶	Internal resistance of analog source	V_{REF} range = 4.5 to 5.5 V	—	—	0.3	kΩ
		V_{REF} range = 3.15 to 3.6 V	—	—	875	Ω

Table continues on the next page...




Figure 7. Oscillator connections scheme

Table 23. Main oscillator electrical characteristics

Symbol	Parameter	Mode	Conditions	Min	Typ	Max	Unit
f_{XOSCHS}	Oscillator frequency	FSP/LCP		8		40	MHz
$g_{mXOSCHS}$	Driver Transconductance	LCP		23			mA/V
		FSP		33			
V_{XOSCHS}	Oscillation Amplitude	LCP ^{1, 2, 1, 2}	8 MHz		1.0		V_{PP}
			16 MHz		1.0		
			40 MHz		0.8		
$T_{XOSCHSSU}$	Startup time	FSP/LCP ¹	8 MHz	2			ms
			16 MHz				
			40 MHz		0.5		

Table continues on the next page...

Table 30. Flash memory program and erase specifications

Symbol	Characteristic ¹	Typ ²	Factory Programming ^{3, 4}		Field Update		Unit
			Initial Max	Initial Max, Full Temp	Typical End of Life ⁵	Lifetime Max ⁶	
			20°C ≤ T _A ≤ 30°C	-40°C ≤ T _J ≤ 150°C	-40°C ≤ T _J ≤ 150°C	≤ 1,000 cycles	≤ 250,000 cycles
t _{dwpgm}	Doubleword (64 bits) program time	43	100	150	55	500	μs
t _{ppgm}	Page (256 bits) program time	73	200	300	108	500	μs
t _{qppgm}	Quad-page (1024 bits) program time	268	800	1,200	396	2,000	μs
t _{16kers}	16 KB Block erase time	168	290	320	250	1,000	ms
t _{16kpgm}	16 KB Block program time	34	45	50	40	1,000	ms
t _{32kers}	32 KB Block erase time	217	360	390	310	1,200	ms
t _{32kpgm}	32 KB Block program time	69	100	110	90	1,200	ms
t _{64kers}	64 KB Block erase time	315	490	590	420	1,600	ms
t _{64kpgm}	64 KB Block program time	138	180	210	170	1,600	ms
t _{256kers}	256 KB Block erase time	884	1,520	2,030	1,080	4,000	—
t _{256kpgm}	256 KB Block program time	552	720	880	650	4,000	—

1. Program times are actual hardware programming times and do not include software overhead. Block program times assume quad-page programming.
2. Typical program and erase times represent the median performance and assume nominal supply values and operation at 25 °C. Typical program and erase times may be used for throughput calculations.
3. Conditions: ≤ 150 cycles, nominal voltage.
4. Plant Programming times provide guidance for timeout limits used in the factory.
5. Typical End of Life program and erase times represent the median performance and assume nominal supply values. Typical End of Life program and erase values may be used for throughput calculations.
6. Conditions: -40°C ≤ T_J ≤ 150°C, full spec voltage.

6.3.2 Flash memory Array Integrity and Margin Read specifications

Table 31. Flash memory Array Integrity and Margin Read specifications

Symbol	Characteristic	Min	Typical	Max ^{1, 1}	Units ^{2, 2}
t _{ai16kseq}	Array Integrity time for sequential sequence on 16 KB block.	—	—	512 x Tperiod x Nread	—
t _{ai32kseq}	Array Integrity time for sequential sequence on 32 KB block.	—	—	1024 x Tperiod x Nread	—
t _{ai64kseq}	Array Integrity time for sequential sequence on 64 KB block.	—	—	2048 x Tperiod x Nread	—

Table continues on the next page...

Table 31. Flash memory Array Integrity and Margin Read specifications (continued)

Symbol	Characteristic	Min	Typical	Max ^{1, 1}	Units ^{2, 2}
tai256kseq	Array Integrity time for sequential sequence on 256 KB block.	—	—	8192 x Tperiod x Nread	—
t _{mr16kseq}	Margin Read time for sequential sequence on 16 KB block.	73.81	—	110.7	μs
t _{mr32kseq}	Margin Read time for sequential sequence on 32 KB block.	128.43	—	192.6	μs
t _{mr64kseq}	Margin Read time for sequential sequence on 64 KB block.	237.65	—	356.5	μs
t _{mr256kseq}	Margin Read time for sequential sequence on 256 KB block.	893.01	—	1,339.5	μs

1. Array Integrity times need to be calculated and is dependent on system frequency and number of clocks per read. The equation presented require Tperiod (which is the unit accurate period, thus for 200 MHz, Tperiod would equal 5e-9) and Nread (which is the number of clocks required for read, including pipeline contribution. Thus for a read setup that requires 6 clocks to read with no pipeline, Nread would equal 6. For a read setup that requires 6 clocks to read, and has the address pipeline set to 2, Nread would equal 4 (or 6 - 2).)
2. The units for Array Integrity are determined by the period of the system clock. If unit accurate period is used in the equation, the results of the equation are also unit accurate.

6.3.3 Flash memory module life specifications

Table 32. Flash memory module life specifications

Symbol	Characteristic	Conditions	Min	Typical	Units
Array P/E cycles	Number of program/erase cycles per block for 16 KB, 32 KB and 64 KB blocks. ^{1, 1}	—	250,000	—	P/E cycles
	Number of program/erase cycles per block for 256 KB blocks. ^{2, 2}	—	1,000	250,000	P/E cycles
Data retention	Minimum data retention.	Blocks with 0 - 1,000 P/E cycles.	50	—	Years
		Blocks with 100,000 P/E cycles.	20	—	Years
		Blocks with 250,000 P/E cycles.	10	—	Years

1. Program and erase supported across standard temperature specs.
2. Program and erase supported across standard temperature specs.

6.3.4 Data retention vs program/erase cycles

Graphically, Data Retention versus Program/Erase Cycles can be represented by the following figure. The spec window represents qualified limits. The extrapolated dotted line demonstrates technology capability, however is beyond the qualification limits.

6.4 Communication interfaces

6.4.1 DSPI timing

Table 35. DSPI electrical specifications

No	Symbol	Parameter	Conditions	High Speed Mode		Low Speed mode		Unit
				Min	Max	Min	Max	
1	t_{SCK}	DSPI cycle time	Master (MTFE = 0)	25	—	50	—	ns
			Slave (MTFE = 0)	40	—	60	—	
2	t_{CSC}	PCS to SCK delay	—	16	—	—	—	ns
3	t_{ASC}	After SCK delay	—	16	—	—	—	ns
4	t_{SDC}	SCK duty cycle	—	$t_{SCK}/2 - 10$	$t_{SCK}/2 + 10$	—	—	ns
5	t_A	Slave access time	\overline{SS} active to SOUT valid	—	40	—	—	ns
6	t_{DIS}	Slave SOUT disable time	\overline{SS} inactive to SOUT High-Z or invalid	—	10	—	—	ns
7	t_{PCSC}	PCSx to PCSS time	—	13	—	—	—	ns
8	t_{PASC}	PCSS to PCSx time	—	13	—	—	—	ns
9	t_{SUI}	Data setup time for inputs	Master (MTFE = 0)	NA	—	20	—	ns
			Slave	2	—	2	—	
			Master (MTFE = 1, CPHA = 0)	15	—	8 ^{1, 1}	—	
			Master (MTFE = 1, CPHA = 1)	15	—	20	—	
10	t_{HI}	Data hold time for inputs	Master (MTFE = 0)	NA	—	-5	—	ns
			Slave	4	—	4	—	
			Master (MTFE = 1, CPHA = 0)	0	—	11 ¹	—	
			Master (MTFE = 1, CPHA = 1)	0	—	-5	—	
11	t_{SUO}	Data valid (after SCK edge)	Master (MTFE = 0)	—	NA	—	4	ns
			Slave	—	15	—	23	
			Master (MTFE = 1, CPHA = 0)	—	4	—	16 ¹	
			Master (MTFE = 1, CPHA = 1)	—	4	—	4	

Table continues on the next page...

Table 35. DSPI electrical specifications (continued)

No	Symbol	Parameter	Conditions	High Speed Mode		Low Speed mode		Unit
				Min	Max	Min	Max	
12	t _{HO}	Data hold time for outputs	Master (MTFE = 0)	NA	—	-2	—	ns
			Slave	4	—	6	—	
			Master (MTFE = 1, CPHA = 0)	-2	—	10 ¹	—	
			Master (MTFE = 1, CPHA = 1)	-2	—	-2	—	

1. SMPL_PTR should be set to 1

NOTE

Restriction For High Speed modes

- DSPI2, DSPI3, SPI1 and SPI2 will support 40MHz Master mode SCK
- DSPI2, DSPI3, SPI1 and SPI2 will support 25MHz Slave SCK frequency
- Only one {SIN,SOUT and SCK} group per DSPI/SPI will support high frequency mode
- For Master mode MTFE will be 1 for high speed mode
- For high speed slaves, their master have to be in MTFE=1 mode or should be able to support 15ns tSUO delay

NOTE



For numbers shown in the following figures, see [Table 35](#)

Table 36. Continuous SCK timing

Spec	Characteristics	Pad Drive/Load	Value	
			Min	Max
tSCK	SCK cycle timing	strong/50 pF	100 ns	-
-	PCS valid after SCK	strong/50 pF	-	15 ns
-	PCS valid after SCK	strong/50 pF	-4 ns	-

Table 37. DSPI high speed mode I/Os

DSPI	High speed SCK	High speed SIN	High speed SOUT
DSPI2	GPIO[78]	GPIO[76]	GPIO[77]
DSPI3	GPIO[100]	GPIO[101]	GPIO[98]
SPI1	GPIO[173]	GPIO[175]	GPIO[176]
SPI2	GPIO[79]	GPIO[110]	GPIO[111]

**Figure 10. DSPI classic SPI timing — slave, CPHA = 0****Figure 11. DSPI classic SPI timing — slave, CPHA = 1**

6.4.2 FlexRay electrical specifications

6.4.2.1 FlexRay timing

This section provides the FlexRay Interface timing characteristics for the input and output signals. It should be noted that these are recommended numbers as per the FlexRay EPL v3.0 specification, and subject to change per the final timing analysis of the device.

6.4.2.2 TxEN



Figure 17. TxEN signal


Table 38. TxEN output characteristics¹

Name	Description	Min	Max	Unit
dCCTxEN _{RISE25}	Rise time of TxEN signal at CC	—	9	ns
dCCTxEN _{FALL25}	Fall time of TxEN signal at CC	—	9	ns
dCCTxEN ₀₁	Sum of delay between Clk to Q of the last FF and the final output buffer, rising edge	—	25	ns
dCCTxEN ₁₀	Sum of delay between Clk to Q of the last FF and the final output buffer, falling edge	—	25	ns

1. All parameters specified for $V_{DD_HV_IOx} = 3.3 \text{ V}$ -5%, +10%, $T_J = -40 \text{ }^\circ\text{C} / 150 \text{ }^\circ\text{C}$, TxEN pin load maximum 25 pF

Table 44. Slave mode SAI Timing (continued)

No	Parameter	Value		Unit
		Min	Max	
S15	SAI_BCLK to SAI_TXD/SAI_FS output valid	-	28	ns
S16	SAI_BCLK to SAI_TXD/SAI_FS output invalid	0	-	ns
S17	SAI_RXD setup before SAI_BCLK	10	-	ns
S18	SAI_RXD hold after SAI_BCLK	2	-	ns

**Figure 24. Slave mode SAI Timing**

6.5 Debug specifications

6.5.1 JTAG interface timing

Table 45. JTAG pin AC electrical characteristics ¹

#	Symbol	Characteristic	Min	Max	Unit
1	t_{JCYC}	TCK Cycle Time ^{2, 2}	62.5	—	ns
2	t_{JDC}	TCK Clock Pulse Width	40	60	%
3	$t_{TCKRISE}$	TCK Rise and Fall Times (40% - 70%)	—	3	ns
4	t_{TMSS}, t_{TDIS}	TMS, TDI Data Setup Time	5	—	ns
5	t_{TMSH}, t_{TDIH}	TMS, TDI Data Hold Time	5	—	ns
6	t_{TDOV}	TCK Low to TDO Data Valid	—	20 ^{3, 3}	ns
7	t_{TDOI}	TCK Low to TDO Data Invalid	0	—	ns
8	t_{TDOHZ}	TCK Low to TDO High Impedance	—	15	ns
11	t_{BSDV}	TCK Falling Edge to Output Valid	—	600 ^{4, 4}	ns

Table continues on the next page...




Figure 26. JTAG test access port timing

Revision History

Table 51. Revision History (continued)

Rev. No.	Date	Substantial Changes
		<ul style="list-style-type: none"> • In section: Reset pad electrical characteristics <ul style="list-style-type: none"> • Revised table, Reset electrical characteristics • Deleted note, There are some specific ports that supports TTL functionality. These ports are, PB[4], PB[5], PB[6], PB[7], PB[8], PB[9], PD[0], PD[1], PD[2], PD[3], PD[4], PD[5], PD[6], PD[7], PD[8], PD[9], PD[10], and PD[11]. • In section: PORST electrical specifications <ul style="list-style-type: none"> • In table: PORST electrical specifications <ul style="list-style-type: none"> • Updated 'Min' value for W_{NPORST} • In section: Peripheral operating requirements and behaviours <ul style="list-style-type: none"> • Changed section title from Input impedance and ADC accuracy to Input equivalent circuit and ADC conversion characteristics. • Revised table: ADC conversion characteristics (for 12-bit) and ADC conversion characteristics (for 10-bit) • Removed table, ADC supply configurations. • In section: Analogue Comparator (CMP) electrical specifications <ul style="list-style-type: none"> • In table: Comparator and 6-bit DAC electrical specifications <ul style="list-style-type: none"> • Updated 'Max' value of I_{DDLS} • Updated 'Min' and 'Max' for V_{AIO} and DNL • Updated 'Descripton' 'Min' 'Max' od V_H • Updated row for t_{DHS} • Added row for t_{DLS} • Removed row for V_{CMPOh} and V_{CMPOl} • In section: Clocks and PLL interfaces modules <ul style="list-style-type: none"> • In table: Main oscillator electrical characteristics <ul style="list-style-type: none"> • V_{XOSCHS}: Removed values for 4 MHz. • $T_{XOSCHSSU}$: Updated range to 8-40 MHz. • In table: 16 MHz RC Oscillator electrical specifications <ul style="list-style-type: none"> • Updated 'Max' for $T_{startup}$ and T_{LTJIT} • Removed $F_{Untrimmed}$ row • In table: 128 KHz Internal RC oscillator electrical specifications <ul style="list-style-type: none"> • Fosc: Removed Uncaliberated 'Condition' and updated 'Min', 'Typ', and 'Max' for Caliberated condition • Fosc: Updated 'Temperature dependence' and 'Supply dependence' Max values • In table: PLL electrical specifications <ul style="list-style-type: none"> • Removed entries for Input Clock Low Level, Input Clock High Level, Power consumption, Regulator Maximum Output Current, Analog Supply, Digital Supply (V_{DD_LV}), Modulation Depth (Down Spread), PLL reset assertion time, and Power Consumption • Removed 'Typ' value for Duty Cycle at $pllckout$ • Removed 'Min' value for Lock Time in calibration mode. • In table: Jitter calculation <ul style="list-style-type: none"> • Added 1 Sigma Random Jitter and Total Period Jitter values for Long Term Jitter (Interger and Fractional Mode) rows.
		<ul style="list-style-type: none"> • In section Flash read wait state and address pipeline control settings <ul style="list-style-type: none"> • In Flash Read Wait State and Address Pipeline Control: Updated APC for 40 MHz. • Removed section: On-chip peripherals

Table continues on the next page...

Revision History

Table 51. Revision History (continued)

Rev. No.	Date	Substantial Changes
Rev 5.1	22 May 2017	<ul style="list-style-type: none">• Removed the Introduction section from Section 4 "General".• In AC Specifications@3.3V section, removed note related to Cz results and added two notes.• In AC Specifications@5V section, added two notes.• In ADC Electrical Specifications section, added spec value of "ADC Analog Pad" at Max leakage (standard channel)@ 105 C T_A in "ADC conversion characteristics (for 10-bit)" table.• In PLL Electrical Specifications section, updated the first footnote of "Jitter calculation" table.• In Analog Comparator Electrical Specifications section, updated the TDLS (propagation delay, low power mode) max value in "Comparator and 6-bit DAC electrical specifications" table to 21 us.• In Recommended Operating Conditions section, updated the footnote link to T_A in "Recommended operating conditions (V DD_HV_x = 5V)" table.