




Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                 |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                          |
| Core Processor             | e200z4                                                                                                                                                          |
| Core Size                  | 32-Bit Single-Core                                                                                                                                              |
| Speed                      | 120MHz                                                                                                                                                          |
| Connectivity               | CANbus, Ethernet, FlexRay, I <sup>2</sup> C, LINbus, SPI                                                                                                        |
| Peripherals                | DMA, I <sup>2</sup> S, POR, WDT                                                                                                                                 |
| Number of I/O              | -                                                                                                                                                               |
| Program Memory Size        | 2MB (2M x 8)                                                                                                                                                    |
| Program Memory Type        | FLASH                                                                                                                                                           |
| EEPROM Size                | 64K x 8                                                                                                                                                         |
| RAM Size                   | 256K x 8                                                                                                                                                        |
| Voltage - Supply (Vcc/Vdd) | 3.15V ~ 5.5V                                                                                                                                                    |
| Data Converters            | A/D 36x10b, 16x12b                                                                                                                                              |
| Oscillator Type            | Internal                                                                                                                                                        |
| Operating Temperature      | -40°C ~ 125°C (TA)                                                                                                                                              |
| Mounting Type              | Surface Mount                                                                                                                                                   |
| Package / Case             | 100-LFBGA                                                                                                                                                       |
| Supplier Device Package    | 100-MAPBGA (11x11)                                                                                                                                              |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5745bbk1ammh2">https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5745bbk1ammh2</a> |

# Table of Contents

|       |                                                                   |    |         |                                                                      |    |
|-------|-------------------------------------------------------------------|----|---------|----------------------------------------------------------------------|----|
| 1     | Block diagram.....                                                | 4  | 6.3.2   | Flash memory Array Integrity and Margin<br>Read specifications.....  | 39 |
| 2     | Family comparison.....                                            | 4  | 6.3.3   | Flash memory module life specifications.....                         | 40 |
| 3     | Ordering parts.....                                               | 8  | 6.3.4   | Data retention vs program/erase cycles.....                          | 40 |
| 3.1   | Determining valid orderable parts .....                           | 8  | 6.3.5   | Flash memory AC timing specifications.....                           | 41 |
| 3.2   | Ordering Information .....                                        | 9  | 6.3.6   | Flash read wait state and address pipeline<br>control settings ..... | 42 |
| 4     | General.....                                                      | 9  | 6.4     | Communication interfaces.....                                        | 43 |
| 4.1   | Absolute maximum ratings.....                                     | 9  | 6.4.1   | DSPI timing.....                                                     | 43 |
| 4.2   | Recommended operating conditions.....                             | 11 | 6.4.2   | FlexRay electrical specifications.....                               | 49 |
| 4.3   | Voltage regulator electrical characteristics.....                 | 13 | 6.4.2.1 | FlexRay timing.....                                                  | 49 |
| 4.4   | Voltage monitor electrical characteristics.....                   | 17 | 6.4.2.2 | TxEN.....                                                            | 49 |
| 4.5   | Supply current characteristics.....                               | 18 | 6.4.2.3 | TxD.....                                                             | 50 |
| 4.6   | Electrostatic discharge (ESD) characteristics.....                | 22 | 6.4.2.4 | RxD.....                                                             | 51 |
| 4.7   | Electromagnetic Compatibility (EMC) specifications.....           | 23 | 6.4.3   | Ethernet switching specifications.....                               | 52 |
| 5     | I/O parameters.....                                               | 23 | 6.4.4   | SAI electrical specifications .....                                  | 53 |
| 5.1   | AC specifications @ 3.3 V Range.....                              | 23 | 6.5     | Debug specifications.....                                            | 55 |
| 5.2   | DC electrical specifications @ 3.3V Range.....                    | 24 | 6.5.1   | JTAG interface timing .....                                          | 55 |
| 5.3   | AC specifications @ 5 V Range.....                                | 25 | 6.5.2   | Nexus timing.....                                                    | 58 |
| 5.4   | DC electrical specifications @ 5 V Range.....                     | 25 | 6.5.3   | WKPU/NMI timing.....                                                 | 60 |
| 5.5   | Reset pad electrical characteristics.....                         | 26 | 6.5.4   | External interrupt timing (IRQ pin).....                             | 61 |
| 5.6   | PORST electrical specifications.....                              | 28 | 7       | Thermal attributes.....                                              | 61 |
| 6     | Peripheral operating requirements and behaviours.....             | 28 | 7.1     | Thermal attributes.....                                              | 61 |
| 6.1   | Analog.....                                                       | 28 | 8       | Dimensions.....                                                      | 65 |
| 6.1.1 | ADC electrical specifications.....                                | 28 | 8.1     | Obtaining package dimensions .....                                   | 65 |
| 6.1.2 | Analog Comparator (CMP) electrical<br>specifications.....         | 33 | 9       | Pinouts.....                                                         | 66 |
| 6.2   | Clocks and PLL interfaces modules.....                            | 34 | 9.1     | Package pinouts and signal descriptions.....                         | 66 |
| 6.2.1 | Main oscillator electrical characteristics.....                   | 34 | 10      | Reset sequence.....                                                  | 66 |
| 6.2.2 | 32 kHz Oscillator electrical specifications .....                 | 36 | 10.1    | Reset sequence.....                                                  | 66 |
| 6.2.3 | 16 MHz RC Oscillator electrical<br>specifications.....            | 36 | 10.1.1  | Reset sequence duration.....                                         | 66 |
| 6.2.4 | 128 KHz Internal RC oscillator Electrical<br>specifications ..... | 37 | 10.1.2  | BAF execution duration.....                                          | 66 |
| 6.2.5 | PLL electrical specifications .....                               | 37 | 10.1.3  | Reset sequence description.....                                      | 67 |
| 6.3   | Memory interfaces.....                                            | 38 | 11      | Revision History.....                                                | 69 |
| 6.3.1 | Flash memory program and erase<br>specifications.....             | 38 | 11.1    | Revision History.....                                                | 69 |

# 1 Block diagram




Figure 1. MPC5746C block diagram

## 2 Family comparison

The following table provides a summary of the different members of the MPC5746C family and their proposed features. This information is intended to provide an understanding of the range of functionality offered by this family. For full details of all of the family derivatives please contact your marketing representative.

4. VDD\_LV supply pins should never be grounded (through a small impedance). If these are not driven, they should only be left floating
5.  $V_{IN1\_CMP\_REF} \leq V_{DD\_HV\_A}$
6. This supply is shorted VDD\_HV\_A on lower packages.
7.  $T_J=150^{\circ}\text{C}$ . Assumes  $T_A=125^{\circ}\text{C}$ 
  - Assumes maximum  $\theta_{JA}$  of 2s2p board. See [Thermal attributes](#)

## 4.3 Voltage regulator electrical characteristics

The voltage regulator is composed of the following blocks:

- Choice of generating supply voltage for the core area.
  - Control of external NPN ballast transistor
  - Generating core supply using internal ballast transistor
  - Connecting an external 1.25 V (nominal) supply directly without the NPN ballast
- Internal generation of the 3.3 V flash supply when device connected in 5V applications
- External bypass of the 3.3 V flash regulator when device connected in 3.3V applications
- Low voltage detector - low threshold (LVD\_IO\_A\_LO) for  $V_{DD\_HV\_IO\_A}$  supply
- Low voltage detector - high threshold (LVD\_IO\_A\_Hi) for  $V_{DD\_HV\_IO\_A}$  supply
- Low voltage detector (LVD\_FLASH) for 3.3 V flash supply ( $V_{DD\_HV\_FLA}$ )
- Various low voltage detectors (LVD\_LV\_x)
- High voltage detector (HVD\_LV\_cold) for 1.2 V digital core supply ( $V_{DD\_LV}$ )
- Power on Reset (POR\_LV) for 1.25 V digital core supply ( $V_{DD\_LV}$ )
- Power on Reset (POR\_HV) for 3.3 V to 5 V supply ( $V_{DD\_HV\_A}$ )

The following bipolar transistors<sup>1</sup> are supported, depending on the device performance requirements. As a minimum the following must be considered when determining the most appropriate solution to maintain the device under its maximum power dissipation capability: current, ambient temperature, mounting pad area, duty cycle and frequency for  $I_{dd}$ , collector voltage, etc

---

1. BCP56, MCP68 and MJD31 are guaranteed ballasts.

**Table 8. Voltage regulator electrical specifications (continued)**

| Symbol                                                 | Parameter                                                                      | Conditions                                                                                                                                                                                                | Min   | Typ | Max  | Unit          |
|--------------------------------------------------------|--------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|-----|------|---------------|
| $C_{\text{flash\_reg}}$ <sup>4</sup>                   | External decoupling / stability capacitor for internal Flash regulators        | Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.                                                                                                   | 1.32  | 2.2 | 3    | $\mu\text{F}$ |
|                                                        | Combined ESR of external capacitor                                             | —                                                                                                                                                                                                         | 0.001 | —   | 0.03 | Ohm           |
| $C_{\text{HV\_VDD\_A}}$                                | VDD_HV_A supply capacitor <sup>5, 5</sup>                                      | Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.                                                                                                   | 1     | —   | —    | $\mu\text{F}$ |
| $C_{\text{HV\_VDD\_B}}$                                | VDD_HV_B supply capacitor <sup>5</sup>                                         | Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.                                                                                                   | 1     | —   | —    | $\mu\text{F}$ |
| $C_{\text{HV\_VDD\_C}}$                                | VDD_HV_C supply capacitor <sup>5</sup>                                         | Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.                                                                                                   | 1     | —   | —    | $\mu\text{F}$ |
| $C_{\text{HV\_ADC0}}$<br>$C_{\text{HV\_ADC1}}$         | HV ADC supply decoupling capacitances                                          | Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.                                                                                                   | 1     | —   | —    | $\mu\text{F}$ |
| $C_{\text{HV\_ADR}}$ <sup>6</sup>                      | HV ADC SAR reference supply decoupling capacitances                            | Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.                                                                                                   | 0.47  | —   | —    | $\mu\text{F}$ |
| $V_{\text{DD\_HV\_BALLAST}}^{\text{AST}}$ <sup>7</sup> | FPREG Ballast collector supply voltage                                         | When collector of NPN ballast is directly supplied by an on board supply source (not shared with VDD_HV_A supply pin) without any series resistance, that is, $R_{\text{C\_BALLAST}}$ less than 0.01 Ohm. | 2.25  | —   | 5.5  | V             |
| $R_{\text{C\_BALLAST}}$                                | Series resistor on collector of FPREG ballast                                  | When VDD_HV_BALLAST is shorted to VDD_HV_A on the board                                                                                                                                                   | —     | —   | 0.1  | Ohm           |
| $t_{\text{SU}}$                                        | Start-up time with external ballast after main supply (VDD_HV_A) stabilization | $C_{\text{fp\_reg}} = 3 \mu\text{F}$                                                                                                                                                                      | —     | 74  | —    | $\mu\text{s}$ |
| $t_{\text{SU\_int}}$                                   | Start-up time with internal ballast after main supply (VDD_HV_A) stabilization | $C_{\text{fp\_reg}} = 3 \mu\text{F}$                                                                                                                                                                      | —     | 103 | —    | $\mu\text{s}$ |
| $t_{\text{ramp}}$                                      | Load current transient                                                         | Iload from 15% to 55%<br>$C_{\text{fp\_reg}} = 3 \mu\text{F}$                                                                                                                                             |       | 1.0 |      | $\mu\text{s}$ |

1. Split capacitance on each pair VDD\_LV pin should sum up to a total value of  $C_{\text{fp\_reg}}$
2. Typical values will vary over temperature, voltage, tolerance, drift, but total variation must not exceed minimum and maximum values.
3. Ceramic X7R or X5R type with capacitance-temperature characteristics +/-15% of -55 degC to +125degC is recommended. The tolerance +/-20% is acceptable.
4. It is required to minimize the board parasitic inductance from decoupling capacitor to VDD\_HV\_FL A pin and the routing inductance should be less than 1nH.

5.
  1. For VDD\_HV\_x, 1µf on each side of the chip
    - a. 0.1 µf close to each VDD/VSS pin pair.
    - b. 10 µf near for each power supply source
    - c. For VDD\_LV, 0.1µf close to each VDD/VSS pin pair is required. Depending on the the selected regulation mode, this amount of capacitance will need to be subtracted from the total capacitance required by the regulator for e.g., as specified by CFP\_REG parameter.
  2. For VDD\_LV, 0.1µf close to each VDD/VSS pin pair is required. Depending on the the selected regulation mode, this amount of capacitance will need to be subtracted from the total capacitance required by the regulator for e.g., as specified by CFP\_REG parameter
6. Only applicable to ADC1
7. In external ballast configuration the following must be ensured during power-up and power-down (Note: If V<sub>DD\_HV\_BALLAST</sub> is supplied from the same source as VDD\_HV\_A this condition is implicitly met):
  - During power-up, V<sub>DD\_HV\_BALLAST</sub> must have met the min spec of 2.25V before VDD\_HV\_A reaches the POR\_HV\_RISE min of 2.75V.
  - During power-down, V<sub>DD\_HV\_BALLAST</sub> must not drop below the min spec of 2.25V until VDD\_HV\_A is below POR\_HV\_FALL min of 2.7V.

## NOTE

For a typical configuration using an external ballast transistor with separate supply for VDD\_HV\_A and the ballast collector, a bulk storage capacitor (as defined in [Table 8](#)) is required on VDD\_HV\_A close to the device pins to ensure a stable supply voltage.

Extra care must be taken if the VDD\_HV\_A supply is also being used to power the external ballast transistor or the device is running in internal regulation mode. In these modes, the inrush current on device Power Up or on exit from Low Power Modes is significant and may case the VDD\_HV\_A voltage to drop resulting in an LVD reset event. To avoid this, the board layout should be optimized to reduce common trace resistance or additional capacitance at the ballast transistor collector (or VDD\_HV\_A pins in the case of internal regulation mode) is required. NXP recommends that customers simulate the external voltage supply circuitry.

In all circumstances, the voltage on VDD\_HV\_A must be maintained within the specified operating range (see [Recommended operating conditions](#)) to prevent LVD events.

**Table 12. STANDBY Current consumption characteristics (continued)**

| Symbol   | Parameter             | Conditions <sup>1</sup>              | Min | Typ | Max  | Unit |
|----------|-----------------------|--------------------------------------|-----|-----|------|------|
| STANDBY2 | STANDBY with 128K RAM | T <sub>a</sub> = 25 °C               | —   | 75  | —    | μA   |
|          |                       | T <sub>a</sub> = 85 °C               | —   | 155 | 730  |      |
|          |                       | T <sub>a</sub> = 105 °C              | —   | 255 | 1350 |      |
|          |                       | T <sub>a</sub> = 125 °C <sup>2</sup> | —   | 396 | 2600 |      |
| STANDBY3 | STANDBY with 256K RAM | T <sub>a</sub> = 25 °C               | —   | 80  | —    | μA   |
|          |                       | T <sub>a</sub> = 85 °C               | —   | 180 | 800  |      |
|          |                       | T <sub>a</sub> = 105 °C              | —   | 290 | 1425 |      |
|          |                       | T <sub>a</sub> = 125 °C <sup>2</sup> | —   | 465 | 2900 |      |
| STANDBY3 | FIRC ON               | T <sub>a</sub> = 25 °C               | —   | 500 | —    | μA   |

1. The content of the Conditions column identifies the components that draw the specific current.
2. Assuming T<sub>a</sub>=T<sub>j</sub>, as the device is in static (fully clock gated) mode. Assumes maximum θ<sub>JA</sub> of 2s2p board. See [Thermal attributes](#)

## 4.6 Electrostatic discharge (ESD) characteristics

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n + 1) supply pin). This test conforms to the AEC-Q100-002/-003/-011 standard.

### NOTE

A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

**Table 13. ESD ratings**

| Symbol                | Parameter                                      | Conditions <sup>1</sup>                              | Class | Max value <sup>2</sup> | Unit |
|-----------------------|------------------------------------------------|------------------------------------------------------|-------|------------------------|------|
| V <sub>ESD(HBM)</sub> | Electrostatic discharge (Human Body Model)     | T <sub>A</sub> = 25 °C<br>conforming to AEC-Q100-002 | H1C   | 2000                   | V    |
| V <sub>ESD(CDM)</sub> | Electrostatic discharge (Charged Device Model) | T <sub>A</sub> = 25 °C<br>conforming to AEC-Q100-011 | C3A   | 500<br>750 (corners)   | V    |

1. All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.
2. Data based on characterization results, not tested in production.

## 5.2 DC electrical specifications @ 3.3V Range

Table 15. DC electrical specifications @ 3.3V Range

| Symbol             | Parameter                                                          | Value                         |                                                        | Unit |
|--------------------|--------------------------------------------------------------------|-------------------------------|--------------------------------------------------------|------|
|                    |                                                                    | Min                           | Max                                                    |      |
| Vih (pad_i_hv)     | Pad_I_HV Input Buffer High Voltage                                 | $0.72 \cdot VDD\_HV\_x$       | $VDD\_HV\_x + 0.3$                                     | V    |
| Vil (pad_i_hv)     | Pad_I_HV Input Buffer Low Voltage                                  | $VDD\_HV\_x - 0.3$            | $0.45 \cdot VDD\_HV\_x$                                | V    |
| Vhys (pad_i_hv)    | Pad_I_HV Input Buffer Hysteresis                                   | $0.11 \cdot VDD\_HV\_x$       |                                                        | V    |
| Vih_hys            | CMOS Input Buffer High Voltage (with hysteresis enabled)           | $0.67 \cdot VDD\_HV\_x$       | $VDD\_HV\_x + 0.3$                                     | V    |
| Vil_hys            | CMOS Input Buffer Low Voltage (with hysteresis enabled)            | $VDD\_HV\_x - 0.3$            | $0.35 \cdot VDD\_HV\_x$                                | V    |
| Vih                | CMOS Input Buffer High Voltage (with hysteresis disabled)          | $0.57 \cdot VDD\_HV\_x^{1,1}$ | $VDD\_HV\_x^{1,1} + 0.3$                               | V    |
| Vil                | CMOS Input Buffer Low Voltage (with hysteresis disabled)           | $VDD\_HV\_x - 0.3$            | $0.4 \cdot VDD\_HV\_x^{1,1}$                           | V    |
| Vhys               | CMOS Input Buffer Hysteresis                                       | $0.09 \cdot VDD\_HV\_x^{1,1}$ |                                                        | V    |
| Pull_IH (pad_i_hv) | Weak Pullup Current <sup>2,2</sup> Low                             | 15                            |                                                        | μA   |
| Pull_IH (pad_i_hv) | Weak Pullup Current <sup>3,3</sup> High                            |                               | 55                                                     | μA   |
| Pull_IL (pad_i_hv) | Weak Pulldown Current <sup>3</sup> Low                             | 28                            |                                                        | μA   |
| Pull_IL (pad_i_hv) | Weak Pulldown Current <sup>2</sup> High                            |                               | 85                                                     | μA   |
| Pull_Ioh           | Weak Pullup Current <sup>4</sup>                                   | 15                            | 50                                                     | μA   |
| Pull_Iol           | Weak Pulldown Current <sup>5</sup>                                 | 15                            | 50                                                     | μA   |
| Iinact_d           | Digital Pad Input Leakage Current (weak pull inactive)             | -2.5                          | 2.5                                                    | μA   |
| Voh                | Output High Voltage <sup>6</sup>                                   | $0.8 \cdot VDD\_HV\_x^{1,1}$  | —                                                      | V    |
| Vol                | Output Low Voltage <sup>7</sup><br>Output Low Voltage <sup>8</sup> | —                             | $0.2 \cdot VDD\_HV\_x^{1,1}$<br>$0.1 \cdot VDD\_HV\_x$ | V    |
| Ioh_f              | Full drive Ioh <sup>9,9</sup> (SIUL2_MSCRn.SRC[1:0] = 11)          | 18                            | 70                                                     | mA   |
| Iol_f              | Full drive Iol <sup>9</sup> (SIUL2_MSCRn.SRC[1:0] = 11)            | 21                            | 120                                                    | mA   |
| Ioh_h              | Half drive Ioh <sup>9</sup> (SIUL2_MSCRn.SRC[1:0] = 10)            | 9                             | 35                                                     | mA   |
| Iol_h              | Half drive Iol <sup>9</sup> (SIUL2_MSCRn.SRC[1:0] = 10)            | 10.5                          | 60                                                     | mA   |

1.  $VDD\_HV\_x = VDD\_HV\_A, VDD\_HV\_B, VDD\_HV\_C$

2. Measured when pad =  $0.69 \cdot VDD\_HV\_x$

3. Measured when pad =  $0.49 \cdot VDD\_HV\_x$

4. Measured when pad = 0 V


5. Measured when pad =  $VDD\_HV\_x$

6. Measured when pad is sourcing 2 mA

7. Measured when pad is sinking 2 mA


8. Measured when pad is sinking 1.5 mA

9. Ioh/Iol is derived from spice simulations. These values are NOT guaranteed by test.



**Figure 5. ADC characteristics and error definitions**

### 6.1.1.1 Input equivalent circuit and ADC conversion characteristics



**Figure 6. Input equivalent circuit**

#### NOTE

The ADC performance specifications are not guaranteed if two ADCs simultaneously sample the same shared channel.

**Table 20. ADC conversion characteristics (for 12-bit)**

| Symbol            | Parameter                                                                                                   | Conditions                        | Min              | Typ <sup>1</sup> | Max  | Unit       |
|-------------------|-------------------------------------------------------------------------------------------------------------|-----------------------------------|------------------|------------------|------|------------|
| $f_{CK}$          | ADC Clock frequency (depends on ADC configuration) (The duty cycle depends on AD_CK <sup>2</sup> frequency) | —                                 | 15.2             | 80               | 80   | MHz        |
| $f_s$             | Sampling frequency                                                                                          | 80 MHz                            | —                | —                | 1.00 | MHz        |
| $t_{sample}$      | Sample time <sup>3</sup>                                                                                    | 80 MHz @ 100 ohm source impedance | 250              | —                | —    | ns         |
| $t_{conv}$        | Conversion time <sup>4</sup>                                                                                | 80 MHz                            | 700              | —                | —    | ns         |
| $t_{total\_conv}$ | Total Conversion time $t_{sample} + t_{conv}$ (for standard and extended channels)                          | 80 MHz                            | 1.5 <sup>5</sup> | —                | —    | $\mu$ s    |
|                   | Total Conversion time $t_{sample} + t_{conv}$ (for precision channels)                                      |                                   | 1                | —                | —    |            |
| $C_S^{6, 6}$      | ADC input sampling capacitance                                                                              | —                                 | —                | 3                | 5    | pF         |
| $C_{P1}^6$        | ADC input pin capacitance 1                                                                                 | —                                 | —                | —                | 5    | pF         |
| $C_{P2}^6$        | ADC input pin capacitance 2                                                                                 | —                                 | —                | —                | 0.8  | pF         |
| $R_{SW1}^6$       | Internal resistance of analog source                                                                        | $V_{REF}$ range = 4.5 to 5.5 V    | —                | —                | 0.3  | k $\Omega$ |
|                   |                                                                                                             | $V_{REF}$ range = 3.15 to 3.6 V   | —                | —                | 875  | $\Omega$   |

Table continues on the next page...




Figure 7. Oscillator connections scheme

Table 23. Main oscillator electrical characteristics

| Symbol         | Parameter               | Mode                      | Conditions | Min | Typ | Max | Unit     |
|----------------|-------------------------|---------------------------|------------|-----|-----|-----|----------|
| $f_{XOSCHS}$   | Oscillator frequency    | FSP/LCP                   |            | 8   |     | 40  | MHz      |
| $g_{mXOSCHS}$  | Driver Transconductance | LCP                       |            |     | 23  |     | mA/V     |
|                |                         | FSP                       |            |     | 33  |     |          |
| $V_{XOSCHS}$   | Oscillation Amplitude   | LCP <sup>1, 2, 1, 2</sup> | 8 MHz      |     | 1.0 |     | $V_{PP}$ |
|                |                         |                           | 16 MHz     |     | 1.0 |     |          |
|                |                         |                           | 40 MHz     |     | 0.8 |     |          |
| $T_{XOSCHSSU}$ | Startup time            | FSP/LCP <sup>1</sup>      | 8 MHz      |     | 2   |     | ms       |
|                |                         |                           | 16 MHz     |     | 1   |     |          |
|                |                         |                           | 40 MHz     |     | 0.5 |     |          |

Table continues on the next page...

**Table 30. Flash memory program and erase specifications**

| Symbol               | Characteristic <sup>1</sup>        | Typ <sup>2</sup> | Factory Programming <sup>3, 4</sup> |                        | Field Update                     |                            |                              | Unit |
|----------------------|------------------------------------|------------------|-------------------------------------|------------------------|----------------------------------|----------------------------|------------------------------|------|
|                      |                                    |                  | Initial Max                         | Initial Max, Full Temp | Typical End of Life <sup>5</sup> | Lifetime Max <sup>6</sup>  |                              |      |
|                      |                                    |                  |                                     |                        |                                  | 20°C ≤T <sub>A</sub> ≤30°C | -40°C ≤T <sub>J</sub> ≤150°C |      |
| t <sub>dwpgm</sub>   | Doubleword (64 bits) program time  | 43               | 100                                 | 150                    | 55                               | 500                        |                              | μs   |
| t <sub>ppgm</sub>    | Page (256 bits) program time       | 73               | 200                                 | 300                    | 108                              | 500                        |                              | μs   |
| t <sub>pppgm</sub>   | Quad-page (1024 bits) program time | 268              | 800                                 | 1,200                  | 396                              | 2,000                      |                              | μs   |
| t <sub>16kers</sub>  | 16 KB Block erase time             | 168              | 290                                 | 320                    | 250                              | 1,000                      |                              | ms   |
| t <sub>16kpgm</sub>  | 16 KB Block program time           | 34               | 45                                  | 50                     | 40                               | 1,000                      |                              | ms   |
| t <sub>32kers</sub>  | 32 KB Block erase time             | 217              | 360                                 | 390                    | 310                              | 1,200                      |                              | ms   |
| t <sub>32kpgm</sub>  | 32 KB Block program time           | 69               | 100                                 | 110                    | 90                               | 1,200                      |                              | ms   |
| t <sub>64kers</sub>  | 64 KB Block erase time             | 315              | 490                                 | 590                    | 420                              | 1,600                      |                              | ms   |
| t <sub>64kpgm</sub>  | 64 KB Block program time           | 138              | 180                                 | 210                    | 170                              | 1,600                      |                              | ms   |
| t <sub>256kers</sub> | 256 KB Block erase time            | 884              | 1,520                               | 2,030                  | 1,080                            | 4,000                      | —                            | ms   |
| t <sub>256kpgm</sub> | 256 KB Block program time          | 552              | 720                                 | 880                    | 650                              | 4,000                      | —                            | ms   |

1. Program times are actual hardware programming times and do not include software overhead. Block program times assume quad-page programming.
2. Typical program and erase times represent the median performance and assume nominal supply values and operation at 25 °C. Typical program and erase times may be used for throughput calculations.
3. Conditions: ≤ 150 cycles, nominal voltage.
4. Plant Programming times provide guidance for timeout limits used in the factory.
5. Typical End of Life program and erase times represent the median performance and assume nominal supply values. Typical End of Life program and erase values may be used for throughput calculations.
6. Conditions: -40°C ≤ T<sub>J</sub> ≤ 150°C, full spec voltage.

## 6.3.2 Flash memory Array Integrity and Margin Read specifications

**Table 31. Flash memory Array Integrity and Margin Read specifications**

| Symbol                | Characteristic                                               | Min | Typical | Max <sup>1, 1</sup>                            | Units <sup>2, 2</sup> |
|-----------------------|--------------------------------------------------------------|-----|---------|------------------------------------------------|-----------------------|
| t <sub>ai16kseq</sub> | Array Integrity time for sequential sequence on 16 KB block. | —   | —       | 512 x T <sub>period</sub> x N <sub>read</sub>  | —                     |
| t <sub>ai32kseq</sub> | Array Integrity time for sequential sequence on 32 KB block. | —   | —       | 1024 x T <sub>period</sub> x N <sub>read</sub> | —                     |
| t <sub>ai64kseq</sub> | Array Integrity time for sequential sequence on 64 KB block. | —   | —       | 2048 x T <sub>period</sub> x N <sub>read</sub> | —                     |

Table continues on the next page...

**Table 31. Flash memory Array Integrity and Margin Read specifications (continued)**

| Symbol                 | Characteristic                                                | Min    | Typical | Max <sup>1, 1</sup>    | Units <sup>2, 2</sup> |
|------------------------|---------------------------------------------------------------|--------|---------|------------------------|-----------------------|
| tai256kseq             | Array Integrity time for sequential sequence on 256 KB block. | —      | —       | 8192 x Tperiod x Nread | —                     |
| t <sub>mr16kseq</sub>  | Margin Read time for sequential sequence on 16 KB block.      | 73.81  | —       | 110.7                  | μs                    |
| t <sub>mr32kseq</sub>  | Margin Read time for sequential sequence on 32 KB block.      | 128.43 | —       | 192.6                  | μs                    |
| t <sub>mr64kseq</sub>  | Margin Read time for sequential sequence on 64 KB block.      | 237.65 | —       | 356.5                  | μs                    |
| t <sub>mr256kseq</sub> | Margin Read time for sequential sequence on 256 KB block.     | 893.01 | —       | 1,339.5                | μs                    |

1. Array Integrity times need to be calculated and is dependent on system frequency and number of clocks per read. The equation presented require Tperiod (which is the unit accurate period, thus for 200 MHz, Tperiod would equal 5e-9) and Nread (which is the number of clocks required for read, including pipeline contribution. Thus for a read setup that requires 6 clocks to read with no pipeline, Nread would equal 6. For a read setup that requires 6 clocks to read, and has the address pipeline set to 2, Nread would equal 4 (or 6 - 2).)
2. The units for Array Integrity are determined by the period of the system clock. If unit accurate period is used in the equation, the results of the equation are also unit accurate.

### 6.3.3 Flash memory module life specifications

**Table 32. Flash memory module life specifications**

| Symbol           | Characteristic                                                                              | Conditions                        | Min     | Typical | Units      |
|------------------|---------------------------------------------------------------------------------------------|-----------------------------------|---------|---------|------------|
| Array P/E cycles | Number of program/erase cycles per block for 16 KB, 32 KB and 64 KB blocks. <sup>1, 1</sup> | —                                 | 250,000 | —       | P/E cycles |
|                  | Number of program/erase cycles per block for 256 KB blocks. <sup>2, 2</sup>                 | —                                 | 1,000   | 250,000 | P/E cycles |
| Data retention   | Minimum data retention.                                                                     | Blocks with 0 - 1,000 P/E cycles. | 50      | —       | Years      |
|                  |                                                                                             | Blocks with 100,000 P/E cycles.   | 20      | —       | Years      |
|                  |                                                                                             | Blocks with 250,000 P/E cycles.   | 10      | —       | Years      |

1. Program and erase supported across standard temperature specs.
2. Program and erase supported across standard temperature specs.

### 6.3.4 Data retention vs program/erase cycles

Graphically, Data Retention versus Program/Erase Cycles can be represented by the following figure. The spec window represents qualified limits. The extrapolated dotted line demonstrates technology capability, however is beyond the qualification limits.

## 6.4 Communication interfaces

### 6.4.1 DSPI timing

Table 35. DSPI electrical specifications

| No | Symbol     | Parameter                   | Conditions                            | High Speed Mode  |                  | low Speed mode    |                 | Unit |
|----|------------|-----------------------------|---------------------------------------|------------------|------------------|-------------------|-----------------|------|
|    |            |                             |                                       | Min              | Max              | Min               | Max             |      |
| 1  | $t_{SCK}$  | DSPI cycle time             | Master (MTFE = 0)                     | 25               | —                | 50                | —               | ns   |
|    |            |                             | Slave (MTFE = 0)                      | 40               | —                | 60                | —               |      |
| 2  | $t_{CSC}$  | PCS to SCK delay            | —                                     | 16               | —                | —                 | —               | ns   |
| 3  | $t_{ASC}$  | After SCK delay             | —                                     | 16               | —                | —                 | —               | ns   |
| 4  | $t_{SDC}$  | SCK duty cycle              | —                                     | $t_{SCK}/2 - 10$ | $t_{SCK}/2 + 10$ | —                 | —               | ns   |
| 5  | $t_A$      | Slave access time           | SS active to SOUT valid               | —                | 40               | —                 | —               | ns   |
| 6  | $t_{DIS}$  | Slave SOUT disable time     | SS inactive to SOUT High-Z or invalid | —                | 10               | —                 | —               | ns   |
| 7  | $t_{PCSC}$ | PCSx to PCSS time           | —                                     | 13               | —                | —                 | —               | ns   |
| 8  | $t_{PASC}$ | PCSS to PCSx time           | —                                     | 13               | —                | —                 | —               | ns   |
| 9  | $t_{SUI}$  | Data setup time for inputs  | Master (MTFE = 0)                     | NA               | —                | 20                | —               | ns   |
|    |            |                             | Slave                                 | 2                | —                | 2                 | —               |      |
|    |            |                             | Master (MTFE = 1, CPHA = 0)           | 15               | —                | 8 <sup>1, 1</sup> | —               |      |
|    |            |                             | Master (MTFE = 1, CPHA = 1)           | 15               | —                | 20                | —               |      |
| 10 | $t_{HI}$   | Data hold time for inputs   | Master (MTFE = 0)                     | NA               | —                | -5                | —               | ns   |
|    |            |                             | Slave                                 | 4                | —                | 4                 | —               |      |
|    |            |                             | Master (MTFE = 1, CPHA = 0)           | 0                | —                | 11 <sup>1</sup>   | —               |      |
|    |            |                             | Master (MTFE = 1, CPHA = 1)           | 0                | —                | -5                | —               |      |
| 11 | $t_{SUO}$  | Data valid (after SCK edge) | Master (MTFE = 0)                     | —                | NA               | —                 | 4               | ns   |
|    |            |                             | Slave                                 | —                | 15               | —                 | 23              |      |
|    |            |                             | Master (MTFE = 1, CPHA = 0)           | —                | 4                | —                 | 16 <sup>1</sup> |      |
|    |            |                             | Master (MTFE = 1, CPHA = 1)           | —                | 4                | —                 | 4               |      |

Table continues on the next page...

**Table 35. DSPI electrical specifications (continued)**

| No | Symbol   | Parameter                  | Conditions                  | High Speed Mode |     | low Speed mode  |     | Unit |
|----|----------|----------------------------|-----------------------------|-----------------|-----|-----------------|-----|------|
|    |          |                            |                             | Min             | Max | Min             | Max |      |
| 12 | $t_{HO}$ | Data hold time for outputs | Master (MTFE = 0)           | NA              | —   | -2              | —   | ns   |
|    |          |                            | Slave                       | 4               | —   | 6               | —   |      |
|    |          |                            | Master (MTFE = 1, CPHA = 0) | -2              | —   | 10 <sup>1</sup> | —   |      |
|    |          |                            | Master (MTFE = 1, CPHA = 1) | -2              | —   | -2              | —   |      |

1. SMPL\_PTR should be set to 1

### NOTE

#### Restriction For High Speed modes

- DSPI2, DSPI3, SPI1 and SPI2 will support 40MHz Master mode SCK
- DSPI2, DSPI3, SPI1 and SPI2 will support 25MHz Slave SCK frequency
- Only one {SIN,SOUT and SCK} group per DSPI/SPI will support high frequency mode
- For Master mode MTFE will be 1 for high speed mode
- For high speed slaves, their master have to be in MTFE=1 mode or should be able to support 15ns tSUO delay

### NOTE


For numbers shown in the following figures, see [Table 35](#)

**Table 36. Continuous SCK timing**


| Spec | Characteristics     | Pad Drive/Load | Value  |       |
|------|---------------------|----------------|--------|-------|
|      |                     |                | Min    | Max   |
| tSCK | SCK cycle timing    | strong/50 pF   | 100 ns | -     |
| -    | PCS valid after SCK | strong/50 pF   | -      | 15 ns |
| -    | PCS valid after SCK | strong/50 pF   | -4 ns  | -     |

**Table 37. DSPI high speed mode I/Os**

| DSPI  | High speed SCK | High speed SIN | High speed SOUT |
|-------|----------------|----------------|-----------------|
| DSPI2 | GPIO[78]       | GPIO[76]       | GPIO[77]        |
| DSPI3 | GPIO[100]      | GPIO[101]      | GPIO[98]        |
| SPI1  | GPIO[173]      | GPIO[175]      | GPIO[176]       |
| SPI2  | GPIO[79]       | GPIO[110]      | GPIO[111]       |



**Figure 10. DSPI classic SPI timing — slave, CPHA = 0**



**Figure 11. DSPI classic SPI timing — slave, CPHA = 1**

## 6.4.2 FlexRay electrical specifications

### 6.4.2.1 FlexRay timing

This section provides the FlexRay Interface timing characteristics for the input and output signals. It should be noted that these are recommended numbers as per the FlexRay EPL v3.0 specification, and subject to change per the final timing analysis of the device.

### 6.4.2.2 TxEN




Figure 17. TxEN signal


Table 38. TxEN output characteristics<sup>1</sup>

| Name               | Description                                                                            | Min | Max | Unit |
|--------------------|----------------------------------------------------------------------------------------|-----|-----|------|
| $dCCTxEN_{RISE25}$ | Rise time of TxEN signal at CC                                                         | —   | 9   | ns   |
| $dCCTxEN_{FALL25}$ | Fall time of TxEN signal at CC                                                         | —   | 9   | ns   |
| $dCCTxEN_{01}$     | Sum of delay between Clk to Q of the last FF and the final output buffer, rising edge  | —   | 25  | ns   |
| $dCCTxEN_{10}$     | Sum of delay between Clk to Q of the last FF and the final output buffer, falling edge | —   | 25  | ns   |

1. All parameters specified for  $V_{DD\_HV\_IOx} = 3.3\text{ V} \pm 5\%, \pm 10\%$ ,  $T_J = -40\text{ }^{\circ}\text{C} / 150\text{ }^{\circ}\text{C}$ , TxEN pin load maximum 25 pF

**Table 44. Slave mode SAI Timing (continued)**

| No  | Parameter                                 | Value |     | Unit |
|-----|-------------------------------------------|-------|-----|------|
|     |                                           | Min   | Max |      |
| S15 | SAI_BCLK to SAI_TXD/SAI_FS output valid   | -     | 28  | ns   |
| S16 | SAI_BCLK to SAI_TXD/SAI_FS output invalid | 0     | -   | ns   |
| S17 | SAI_RXD setup before SAI_BCLK             | 10    | -   | ns   |
| S18 | SAI_RXD hold after SAI_BCLK               | 2     | -   | ns   |

**Figure 24. Slave mode SAI Timing**


## 6.5 Debug specifications

### 6.5.1 JTAG interface timing

**Table 45. JTAG pin AC electrical characteristics <sup>1</sup>**

| #  | Symbol               | Characteristic                      | Min  | Max                 | Unit |
|----|----------------------|-------------------------------------|------|---------------------|------|
| 1  | $t_{JCYC}$           | TCK Cycle Time <sup>2, 2</sup>      | 62.5 | —                   | ns   |
| 2  | $t_{JDC}$            | TCK Clock Pulse Width               | 40   | 60                  | %    |
| 3  | $t_{TCKRISE}$        | TCK Rise and Fall Times (40% - 70%) | —    | 3                   | ns   |
| 4  | $t_{TMSS}, t_{TDIS}$ | TMS, TDI Data Setup Time            | 5    | —                   | ns   |
| 5  | $t_{TMSH}, t_{TDIH}$ | TMS, TDI Data Hold Time             | 5    | —                   | ns   |
| 6  | $t_{TDOV}$           | TCK Low to TDO Data Valid           | —    | 20 <sup>3, 3</sup>  | ns   |
| 7  | $t_{TDOI}$           | TCK Low to TDO Data Invalid         | 0    | —                   | ns   |
| 8  | $t_{TDOHZ}$          | TCK Low to TDO High Impedance       | —    | 15                  | ns   |
| 11 | $t_{BSDV}$           | TCK Falling Edge to Output Valid    | —    | 600 <sup>4, 4</sup> | ns   |

Table continues on the next page...



**Figure 26. JTAG test access port timing**

**Table 51. Revision History (continued)**

| Rev. No. | Date | Substantial Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|----------|------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          |      | <ul style="list-style-type: none"> <li>In section: Reset pad electrical characteristics <ul style="list-style-type: none"> <li>Revised table, Reset electrical characteristics</li> <li>Deleted note, There are some specific ports that supports TTL functionality. These ports are, PB[4], PB[5], PB[6], PB[7], PB[8], PB[9], PD[0], PD[1], PD[2], PD[3], PD[4], PD[5], PD[6], PD[7], PD[8], PD[9], PD[10], and PD[11].</li> </ul> </li> <li>In section: PORST electrical specifications <ul style="list-style-type: none"> <li>In table: PORST electrical specifications <ul style="list-style-type: none"> <li>Updated 'Min' value for <math>W_{NFPORST}</math></li> </ul> </li> </ul> </li> <li>In section: Peripheral operating requirements and behaviours <ul style="list-style-type: none"> <li>Changed section title from Input impedance and ADC accuracy to Input equivalent circuit and ADC conversion characteristics.</li> <li>Revised table: ADC conversion characteristics (for 12-bit) and ADC conversion characteristics (for 10-bit)</li> <li>Removed table, ADC supply configurations.</li> </ul> </li> <li>In section: Analogue Comparator (CMP) electrical specifications <ul style="list-style-type: none"> <li>In table: Comparator and 6-bit DAC electrical specifications <ul style="list-style-type: none"> <li>Updated 'Max' value of <math>I_{DDL5}</math></li> <li>Updated 'Min' and 'Max' for <math>V_{AIO}</math> and DNL</li> <li>Updated 'Descriptor' 'Min' 'Max' of <math>V_H</math></li> <li>Updated row for <math>t_{DHS}</math></li> <li>Added row for <math>t_{DLS}</math></li> <li>Removed row for <math>V_{CMPOh}</math> and <math>V_{CMPOl}</math></li> </ul> </li> </ul> </li> <li>In section: Clocks and PLL interfaces modules <ul style="list-style-type: none"> <li>In table: Main oscillator electrical characteristics <ul style="list-style-type: none"> <li><math>V_{XOSCHS}</math>: Removed values for 4 MHz.</li> <li><math>T_{XOSCHSU}</math>: Updated range to 8-40 MHz.</li> </ul> </li> <li>In table: 16 MHz RC Oscillator electrical specifications <ul style="list-style-type: none"> <li>Updated 'Max' for <math>T_{startup}</math> and <math>T_{LTJIT}</math></li> <li>Removed <math>F_{Untrimmed}</math> row</li> </ul> </li> <li>In table: 128 KHz Internal RC oscillator electrical specifications <ul style="list-style-type: none"> <li><math>F_{osc}</math>: Removed Uncalibrated 'Condition' and updated 'Min', 'Typ', and 'Max' for Calibrated condition</li> <li><math>F_{osc}</math>: Updated 'Temperature dependence' and 'Supply dependence' Max values</li> </ul> </li> <li>In table: PLL electrical specifications <ul style="list-style-type: none"> <li>Removed entries for Input Clock Low Level, Input Clock High Level, Power consumption, Regulator Maximum Output Current, Analog Supply, Digital Supply (<math>V_{DD\_LV}</math>), Modulation Depth (Down Spread), PLL reset assertion time, and Power Consumption</li> <li>Removed 'Typ' value for Duty Cycle at pllclkout</li> <li>Removed 'Min' value for Lock Time in calibration mode.</li> </ul> </li> <li>In table: Jitter calculation <ul style="list-style-type: none"> <li>Added 1 Sigma Random Jitter and Total Period Jitter values for Long Term Jitter (Integer and Fractional Mode) rows.</li> </ul> </li> </ul> </li> </ul> |
|          |      | <ul style="list-style-type: none"> <li>In section Flash read wait state and address pipeline control settings <ul style="list-style-type: none"> <li>In Flash Read Wait State and Address Pipeline Control: Updated APC for 40 MHz.</li> </ul> </li> <li>Removed section: On-chip peripherals</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |

*Table continues on the next page...*

**Table 51. Revision History (continued)**

| Rev. No. | Date        | Substantial Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
|----------|-------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Rev 5.1  | 22 May 2017 | <ul style="list-style-type: none"> <li>Removed the Introduction section from Section 4 "General".</li> <li>In <a href="#">AC Specifications@3.3V</a> section, removed note related to Cz results and added two notes.</li> <li>In <a href="#">AC Specifications@5V</a> section, added two notes.</li> <li>In <a href="#">ADC Electrical Specifications</a> section, added spec value of "ADC Analog Pad" at Max leakage (standard channel)@ 105 C T<sub>A</sub> in "ADC conversion characteristics (for 10-bit)" table.</li> <li>In <a href="#">PLL Electrical Specifications</a> section, updated the first footnote of "Jitter calculation" table.</li> <li>In <a href="#">Analog Comparator Electrical Specifications</a> section, updated the TDLS (propagation delay, low power mode) max value in "Comparator and 6-bit DAC electrical specifications" table to 21 us.</li> <li>In <a href="#">Recommended Operating Conditions</a> section, updated the footnote link to T<sub>A</sub> in "Recommended operating conditions (V<sub>DD_HV_x</sub> = 5V)" table.</li> </ul> |