



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active   |
|----------------------------|--|
| Core Processor             | e200z4   |
| Core Size                  | 32-Bit Single-Core   |
| Speed                      | 120MHz   |
| Connectivity               | CANbus, Ethernet, FlexRay, I <sup>2</sup> C, LINbus, SPI               |
| Peripherals                | DMA, I <sup>2</sup> S, POR, WDT  |
| Number of I/O              | -  |
| Program Memory Size        | 2MB (2M x 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | 64K x 8  |
| RAM Size                   | 256K x 8   |
| Voltage - Supply (Vcc/Vdd) | 3.15V ~ 5.5V   |
| Data Converters            | A/D 36x10b, 16x12b   |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 85°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 100-LFBGA  |
| Supplier Device Package    | 100-MAPBGA (11x11)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5745bk1cmh2 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Table of Contents**

| 1 | Block diagram4 |                         |   |  |  |  |  |  |
|---|----------------|-------------------------|---|--|--|--|--|--|
| 2 | Fami           | ly compa                | rison4  |  |  |  |  |  |
| 3 | Orde           | ring parts              |   |  |  |  |  |  |
|   | 3.1            | Determi                 | ning valid orderable parts8                   |  |  |  |  |  |
|   | 3.2            | 2 Ordering Information9 |   |  |  |  |  |  |
| 4 | Gene           | eral                    | 9   |  |  |  |  |  |
|   | 4.1            | Absolute                | e maximum ratings9                            |  |  |  |  |  |
|   | 4.2            | Recom                   | nended operating conditions11                 |  |  |  |  |  |
|   | 4.3            | Voltage                 | regulator electrical characteristics13        |  |  |  |  |  |
|   | 4.4            | Voltage                 | monitor electrical characteristics17          |  |  |  |  |  |
|   | 4.5            | Supply                  | current characteristics18                     |  |  |  |  |  |
|   | 4.6            | Electros                | tatic discharge (ESD) characteristics22       |  |  |  |  |  |
|   | 4.7            | Electror                | nagnetic Compatibility (EMC) specifications23 |  |  |  |  |  |
| 5 | I/O p          | arameter                | s23   |  |  |  |  |  |
|   | 5.1            | AC spec                 | cifications @ 3.3 V Range23                   |  |  |  |  |  |
|   | 5.2            | DC elec                 | trical specifications @ 3.3V Range24          |  |  |  |  |  |
|   | 5.3            | AC spec                 | cifications @ 5 V Range25                     |  |  |  |  |  |
|   | 5.4            | DC elec                 | trical specifications @ 5 V Range25           |  |  |  |  |  |
|   | 5.5            | Reset p                 | ad electrical characteristics26               |  |  |  |  |  |
|   | 5.6            | PORST                   | electrical specifications                     |  |  |  |  |  |
| 6 | Perip          | heral ope               | erating requirements and behaviours28         |  |  |  |  |  |
|   | 6.1            | Analog.                 |   |  |  |  |  |  |
|   |                | 6.1.1                   | ADC electrical specifications                 |  |  |  |  |  |
|   |                | 6.1.2                   | Analog Comparator (CMP) electrical            |  |  |  |  |  |
|   |                |                         | specifications                                |  |  |  |  |  |
|   | 6.2            | Clocks a                | and PLL interfaces modules34                  |  |  |  |  |  |
|   |                | 6.2.1                   | Main oscillator electrical characteristics34  |  |  |  |  |  |
|   |                | 6.2.2                   | 32 kHz Oscillator electrical specifications36 |  |  |  |  |  |
|   |                | 6.2.3                   | 16 MHz RC Oscillator electrical               |  |  |  |  |  |
|   |                |                         | specifications                                |  |  |  |  |  |
|   |                | 6.2.4                   | 128 KHz Internal RC oscillator Electrical     |  |  |  |  |  |
|   |                |                         | specifications                                |  |  |  |  |  |
|   |                | 6.2.5                   | PLL electrical specifications                 |  |  |  |  |  |
|   | 6.3            | Memory                  | interfaces                                    |  |  |  |  |  |
|   |                | 6.3.1                   | Flash memory program and erase                |  |  |  |  |  |
|   |                |                         | specifications                                |  |  |  |  |  |

|       | 6.3.2       | Flash memory Array Integrity and Margin    |
|-------|-------------|--|
|       |             | Read specifications                        |
|       | 6.3.3       | Flash memory module life specifications40  |
|       | 6.3.4       | Data retention vs program/erase cycles40   |
|       | 6.3.5       | Flash memory AC timing specifications41    |
|       | 6.3.6       | Flash read wait state and address pipeline |
|       |             | control settings42                         |
| 6.4   | Commu       | ication interfaces43                       |
|       | 6.4.1       | DSPI timing43                              |
|       | 6.4.2       | FlexRay electrical specifications49        |
|       |             | 6.4.2.1 FlexRay timing49                   |
|       |             | 6.4.2.2 TxEN49                             |
|       |             | 6.4.2.3 TxD50                              |
|       |             | 6.4.2.4 RxD51                              |
|       | 6.4.3       | Ethernet switching specifications52        |
|       | 6.4.4       | SAI electrical specifications53            |
| 6.5   | Debug s     | pecifications55                            |
|       | 6.5.1       | JTAG interface timing55                    |
|       | 6.5.2       | Nexus timing58                             |
|       | 6.5.3       | WKPU/NMI timing60                          |
|       | 6.5.4       | External interrupt timing (IRQ pin)61      |
| Ther  | mal attribu | tes61                                      |
| 7.1   | Thermal     | attributes61                               |
| Dime  | nsions      |  |
| 8.1   | Obtainin    | g package dimensions65                     |
| Pinou | uts         |  |
| 9.1   | Package     | pinouts and signal descriptions            |
| Rese  | t sequend   | e66  |
| 10.1  | Reset se    | quence66                                   |
|       | 10.1.1      | Reset sequence duration                    |
|       | 10.1.2      | BAF execution duration                     |
|       | 10.1.3      | Reset sequence description                 |
| Revis | sion Histo  | у69  |
| 11.1  | Revision    | History                                    |

MPC5746C Microcontroller Datasheet Data Sheet, Rev. 5.1, 05/2017.

#### Family comparison

### Table 1. MPC5746C Family Comparison1 (continued)

| Feature  | MPC5745B    | MPC5744B    | MPC5746B            | MPC5744C           | MPC5745C    | MPC5746C                         |  |
|--|-------------|-------------|---------------------|--------------------|-------------|----------------------------------|--|
| l <sup>2</sup> C   | 4           | 4           | 4                   | 4                  |             |                                  |  |
| SAI/I <sup>2</sup> S   | 3           | 3           | 3                   |                    | 3           |                                  |  |
| FXOSC  |             |             | 8 - 40              | ) MHz              |             |                                  |  |
| SXOSC  |             |             | 32                  | KHz                |             |                                  |  |
| FIRC   |             |             | 16 1                | MHz                |             |                                  |  |
| SIRC   |             |             | 128                 | KHz                |             |                                  |  |
| FMPLL  |             |             |                     | 1                  |             |                                  |  |
| Low Power Unit<br>(LPU)                                      |             |             | Y                   | es                 |             |                                  |  |
| FlexRay 2.1<br>(dual channel)                                | Yes, 128 MB | Yes, 128 MB | Yes, 128 MB         |                    | Yes, 128 MB |                                  |  |
| Ethernet (RMII,<br>MII + 1588, Muti<br>queue AVB<br>support) | 1           | 1           | 1                   | 1                  |             |                                  |  |
| CRC  |             |             | -                   | 1                  |             |                                  |  |
| MEMU   |             |             | 2                   | 2                  |             |                                  |  |
| STCU2  |             |             | -                   | 1                  |             |                                  |  |
| HSM-v2<br>(security)   |             |             | Opti                | onal               |             |                                  |  |
| Censorship   |             |             | Y                   | es                 |             |                                  |  |
| FCCU   |             |             | -                   | 1                  |             |                                  |  |
| Safety level   |             |             | Specific functions  | ASIL-B certifiable |             |                                  |  |
| User MBIST   |             |             | Y                   | es                 |             |                                  |  |
| I/O Retention in<br>Standby                                  |             |             | Y                   | es                 |             |                                  |  |
| GPIO <sup>6</sup>  |             |             | Up to 264 GPI an    | d up to 246 GPIO   |             |                                  |  |
| Debug  |             |             | JTA                 | GC,                |             |                                  |  |
|  |             |             | cJT                 | AG                 |             |                                  |  |
| Nexus  |             | Z4 N3+ (C   | Only available on 3 | 24BGA (developm    | ent only))  |                                  |  |
|  |             | Z2 N3+ (C   | Only available on 3 | 24BGA (developm    | ient only)) |                                  |  |
| Packages   | 176 LQFP-EP | 176 LQFP-EP | 176 LQFP-EP         | 176 LQFP-EP        | 176 LQFP-EP | 176 LQFP-EP                      |  |
|  | 256 BGA     | 256 BGA     | 256 BGA             | 256 BGA            | 256 BGA     | 256 BGA,                         |  |
|  | 100 BGA     | 100 BGA     | 100 BGA             | 100 BGA            | 100 BGA     | 324 BGA<br>(development<br>only) |  |
|  |             |             |                     |                    |             | 100 BGA                          |  |

1. Feature set dependent on selected peripheral multiplexing, table shows example. Peripheral availability is package dependent.

- 2. Based on 125°C ambient operating temperature and subject to full device characterization.
- 3. Contact NXP representative for part number
- 4. Additional SWT included when HSM option selected
- 5. See device datasheet and reference manual for information on to timer channel configuration and functions.
- 6. Estimated I/O count for largest proposed packages based on multiplexing with peripherals.

# 4.2 **Recommended operating conditions**

The following table describes the operating conditions for the device, and for which all specifications in the data sheet are valid, except where explicitly noted. The device operating conditions must not be exceeded in order to guarantee proper operation and reliability. The ranges in this table are design targets and actual data may vary in the given range.

## NOTE

- For normal device operations, all supplies must be within operating range corresponding to the range mentioned in following tables. This is required even if some of the features are not used.
- If VDD\_HV\_A is in 3.3V range, VDD\_HV\_FLA should be externally supplied using a 3.3V source. If VDD\_HV\_A is in 3.3V range, VDD\_HV\_FLA should be shorted to VDD\_HV\_A.
- VDD\_HV\_A, VDD\_HV\_B and VDD\_HV\_C are all independent supplies and can each be set to 3.3V or 5V. The following tables: 'Recommended operating conditions (VDD\_HV\_x = 3.3 V)' and table 'Recommended operating conditions (VDD\_HV\_x = 5 V)' specify their ranges when configured in 3.3V or 5V respectively.

| Symbol   | Parameter   | Conditions <sup>1</sup> | Min <sup>2</sup>                                   | Max  | Unit |
|--|---|-------------------------|--|------|------|
| V <sub>DD_HV_A</sub>                               | HV IO supply voltage  | _                       | 3.15   | 3.6  | V    |
| V <sub>DD_HV_B</sub>                               |   |                         |  |      |      |
| V <sub>DD_HV_C</sub>                               |   |                         |  |      |      |
| V <sub>DD_HV_FLA</sub> <sup>3</sup>                | HV flash supply voltage                                     |                         | 3.15   | 3.6  | V    |
| V <sub>DD_HV_ADC1_REF</sub>                        | HV ADC1 high reference voltage                              |                         | 3.0  | 5.5  | V    |
| V <sub>DD_HV_ADC0</sub><br>V <sub>DD_HV_ADC1</sub> | HV ADC supply voltage                                       | _                       | max(VDD_H<br>V_A,VDD_H<br>V_B,VDD_H<br>V_C) - 0.05 | 3.6  | V    |
| V <sub>SS_HV_ADC0</sub><br>V <sub>SS_HV_ADC1</sub> | HV ADC supply ground  | -                       | -0.1   | 0.1  | V    |
| V <sub>DD_LV</sub> <sup>4, 5</sup>                 | Core supply voltage   | _                       | 1.2  | 1.32 | V    |
| V <sub>IN1_CMP_REF</sub> <sup>6, 7</sup>           | Analog Comparator DAC reference voltage                     | _                       | 3.15   | 3.6  | V    |
| I <sub>INJPAD</sub>                                | Injected input current on any pin during overload condition | —                       | -3.0   | 3.0  | mA   |

### Table 6. Recommended operating conditions ( $V_{DD_HV_x} = 3.3 V$ )

Table continues on the next page ...

#### General

- 5. 1. For VDD\_HV\_x, 1µf on each side of the chip
  - a. 0.1  $\mu$ f close to each VDD/VSS pin pair.
  - b. 10  $\mu f$  near for each power supply source
  - c. For VDD\_LV, 0.1uf close to each VDD/VSS pin pair is required. Depending on the the selected regulation mode, this amount of capacitance will need to be subtracted from the total capacitance required by the regulator for e.g., as specified by CFP\_REG parameter.
  - For VDD\_LV, 0.1uf close to each VDD/VSS pin pair is required. Depending on the the selected regulation mode, this
    amount of capacitance will need to be subtracted from the total capacitance required by the regulator for e.g., as
    specified by CFP\_REG parameter
- 6. Only applicable to ADC1
- 7. In external ballast configuration the following must be ensured during power-up and power-down (Note: If V<sub>DD\_HV\_BALLAST</sub> is supplied from the same source as VDD\_HV\_A this condition is implicitly met):
  - During power-up, V<sub>DD\_HV\_BALLAST</sub> must have met the min spec of 2.25V before VDD\_HV\_A reaches the POR\_HV\_RISE min of 2.75V.
  - During power-down,  $V_{DD_HV_BALLAST}$  must not drop below the min spec of 2.25V until VDD\_HV\_A is below POR\_HV\_FALL min of 2.7V.

## NOTE

For a typical configuration using an external ballast transistor with separate supply for VDD\_HV\_A and the ballast collector, a bulk storage capacitor (as defined in Table 8) is required on VDD\_HV\_A close to the device pins to ensure a stable supply voltage.

Extra care must be taken if the VDD\_HV\_A supply is also being used to power the external ballast transistor or the device is running in internal regulation mode. In these modes, the inrush current on device Power Up or on exit from Low Power Modes is significant and may case the VDD\_HV\_A voltage to drop resulting in an LVD reset event. To avoid this, the board layout should be optimized to reduce common trace resistance or additional capacitance at the ballast transistor collector (or VDD\_HV\_A pins in the case of internal regulation mode) is required. NXP recommends that customers simulate the external voltage supply circuitry.

In all circumstances, the voltage on VDD\_HV\_A must be maintained within the specified operating range (see Recommended operating conditions) to prevent LVD events.

#### Peripheral operating requirements and behaviours

| Symbol              | Parameter                                      | Conditions                                  |      | Value |     |    |
|---------------------|--|---|------|-------|-----|----|
|                     |  |   | Min  | Тур   | Max | 1  |
| V <sub>HYS</sub>    | CMOS Input Buffer hysterisis                   | —   | 300  | —     | —   | mV |
| V <sub>DD_POR</sub> | Minimum supply for strong pull-down activation | —   | _    | -     | 1.2 | V  |
| I <sub>OL_R</sub>   | Strong pull-down current <sup>1, 1</sup>       | Device under power-on reset                 | 0.2  | —     | -   | mA |
|                     |  | $V_{DD_HV_A} = V_{DD_POR}$                  |      |       |     |    |
|                     |  | $V_{OL} = 0.35^* V_{DD_HV_A}$               |      |       |     |    |
|                     |  | Device under power-on reset                 | 11   | —     | -   | mA |
|                     |  | $V_{DD_HV_A} = V_{DD_POR}$                  |      |       |     |    |
|                     |  | $V_{OL} = 0.35^* V_{DD_HV_IO}$              |      |       |     |    |
| W <sub>FRST</sub>   | RESET input filtered pulse                     | —   | —    | —     | 500 | ns |
| W <sub>NFRST</sub>  | RESET input not filtered pulse                 |   | 2000 | _     | _   | ns |
| ll <sub>WPU</sub> l | Weak pull-up current absolute value            | RESET pin V <sub>IN</sub> = V <sub>DD</sub> | 23   | _     | 82  | μA |

 Table 18.
 Functional reset pad electrical specifications (continued)

1. Strong pull-down is active on PHASE0, PHASE1, PHASE2, and the beginning of PHASE3 for RESET.

# 5.6 PORST electrical specifications

### Table 19. PORST electrical specifications

| Symbol               | Parameter                      |                                | Value |                                |    |  |
|----------------------|--------------------------------|--------------------------------|-------|--------------------------------|----|--|
|                      |                                | Min                            | Тур   | Max                            | 1  |  |
| W <sub>FPORST</sub>  | PORST input filtered pulse     | _                              | _     | 200                            | ns |  |
| W <sub>NFPORST</sub> | PORST input not filtered pulse | 1000                           | _     | —                              | ns |  |
| V <sub>IH</sub>      | Input high level               | 0.65 x<br>V <sub>DD_HV_A</sub> | _     | —                              | V  |  |
| V <sub>IL</sub>      | Input low level                |                                | _     | 0.35 x<br>V <sub>DD_HV_A</sub> | V  |  |

# 6 Peripheral operating requirements and behaviours

# 6.1 Analog

## 6.1.1 ADC electrical specifications

The device provides a 12-bit Successive Approximation Register (SAR) Analog-to-Digital Converter.

| Symbol                                  | Parameter   | Conditions                          | Min | Typ <sup>1</sup> | Max  | Unit |
|---|---|-------------------------------------|-----|------------------|------|------|
| t <sub>conv</sub>                       | Conversion time <sup>4</sup>                                  | 80 MHz                              | 550 | —                | —    | ns   |
| t <sub>total_conv</sub>                 | Total Conversion time tsample + tconv (for standard channels) | 80 MHz                              | 1   |                  |      | μs   |
|   | Total Conversion time tsample + tconv (for extended channels) |                                     | 1.5 | _                |      |      |
| C <sub>S</sub> <sup>5</sup>             | ADC input sampling capacitance                                | —                                   | _   | 3                | 5    | pF   |
| C <sub>P1</sub> <sup>5</sup>            | ADC input pin capacitance 1                                   | —                                   | _   | —                | 5    | pF   |
| C <sub>P2</sub> <sup>5</sup>            | ADC input pin capacitance 2                                   | —                                   |     | —                | 0.8  | pF   |
| R <sub>SW1</sub> <sup>5</sup>           | Internal resistance of analog                                 | $V_{REF}$ range = 4.5 to 5.5 V      | _   | —                | 0.3  | kΩ   |
|   | source  | $V_{REF}$ range = 3.15 to 3.6 V     | _   | —                | 875  | Ω    |
| R <sub>AD</sub> <sup>5</sup>            | Internal resistance of analog source                          | _                                   | _   | _                | 825  | Ω    |
| INL                                     | Integral non-linearity  | —                                   | -2  | —                | 2    | LSB  |
| DNL                                     | Differential non-linearity                                    | —                                   | -1  | —                | 1    | LSB  |
| OFS                                     | Offset error  | —                                   | -4  | —                | 4    | LSB  |
| GNE                                     | Gain error  | —                                   | -4  | —                | 4    | LSB  |
| ADC Analog Pad                          | Max leakage (standard channel)                                | 150 °C                              |     | —                | 2500 | nA   |
| (pad going to one                       | Max positive/negative injection                               |                                     | -5  | —                | 5    | mA   |
| ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | Max leakage (standard channel)                                | 105 °C <sub>TA</sub>                |     | 5                | 250  | nA   |
| TUE <sub>standard/extended</sub>        | Total unadjusted error for standard                           | Without current injection           | -4  | +/-3             | 4    | LSB  |
| channels                                | channels  | With current injection <sup>6</sup> |     | +/-4             |      | LSB  |
| t <sub>recovery</sub>                   | STOP mode to Run mode recovery time                           |                                     |     |                  | < 1  | μs   |

 Table 21. ADC conversion characteristics (for 10-bit) (continued)

- Active ADC Input, VinA < [min(ADC\_ADV, IO\_Supply\_A,B,C)]. Violation of this condition would lead to degradation of ADC performance. Please refer to Table: 'Absolute maximum ratings' to avoid damage. Refer to Table: 'Recommended operating conditions' for required relation between IO\_supply\_A, B, C and ADC\_Supply.</li>
- 2. The internally generated clock (known as AD\_clk or ADCK) could be same as the peripheral clock or half of the peripheral clock based on register configuration in the ADC.
- During the sample time the input capacitance C<sub>S</sub> can be charged/discharged by the external source. The internal
  resistance of the analog source must allow the capacitance to reach its final voltage level within t<sub>sample</sub>. After the end of the
  sample time t<sub>sample</sub>, changes of the analog input voltage have no effect on the conversion result. Values for the sample
  clock t<sub>sample</sub> depend on programming.
- 4. This parameter does not include the sample time t<sub>sample</sub>, but only the time for determining the digital result and the time to load the result register with the conversion result.
- 5. See Figure 65
- 6. Current injection condition for ADC channels is defined for an inactive ADC channel (on which conversion is NOT being performed), and this occurs when voltage on the ADC pin exceeds the I/O supply or ground. However, absolute maximum voltage spec on pad input (VINA, see Table: Absolute maximum ratings) must be honored to meet TUE spec quoted here

#### **Clocks and PLL interfaces modules**

| Symbol          | Parameter                                   | Mode     | Conditions               | Min  | Тур | Max  | Unit |
|-----------------|---|----------|--------------------------|------|-----|------|------|
|                 | Oscillator                                  | FSP      | 8 MHz                    |      | 2.2 |      | mA   |
|                 | Analog Circuit                              |          | 16 MHz                   |      | 2.2 |      |      |
|                 |   |          | 40 MHz                   |      | 3.2 |      |      |
|                 |   | LCP      | 8 MHz                    |      | 141 |      | uA   |
|                 |   |          | 16 MHz                   |      | 252 |      |      |
|                 |   |          | 40 MHz                   |      | 518 |      |      |
| V <sub>IH</sub> | Input High<br>level CMOS<br>Schmitt trigger | EXT Wave | Oscillator<br>supply=3.3 | 1.95 |     |      | V    |
| V <sub>IL</sub> | Input low level<br>CMOS<br>Schmitt trigger  | EXT Wave | Oscillator<br>supply=3.3 |      |     | 1.25 | V    |

 Table 23.
 Main oscillator electrical characteristics (continued)

1. Values are very dependent on crystal or resonator used and parasitic capacitance observed in the board.

2. Typ value for oscillator supply 3.3 V@27 °C

# 6.2.2 32 kHz Oscillator electrical specifications

### Table 24. 32 kHz oscillator electrical specifications

| Symbol              | Parameter                                       | Condition | Min | Тур | Max | Unit |
|---------------------|---|-----------|-----|-----|-----|------|
| f <sub>osc_lo</sub> | Oscillator crystal<br>or resonator<br>frequency |           | 32  |     | 40  | KHz  |
| t <sub>cst</sub>    | Crystal Start-up<br>Time <sup>1, 2</sup>        |           |     |     | 2   | S    |

1. This parameter is characterized before qualification rather than 100% tested.

2. Proper PC board layout procedures must be followed to achieve specifications.

## 6.2.3 16 MHz RC Oscillator electrical specifications Table 25. 16 MHz RC Oscillator electrical specifications

| Symbol               | Parameter                              | Conditions | Value |     |     | Unit |
|----------------------|--|------------|-------|-----|-----|------|
|                      |  |            | Min   | Тур | Мах |      |
| F <sub>Target</sub>  | IRC target frequency                   | —          | —     | 16  | —   | MHz  |
| PTA                  | IRC frequency variation after trimming | —          | -5    | —   | 5   | %    |
| T <sub>startup</sub> | Startup time                           | —          |       | —   | 1.5 | us   |
| T <sub>STJIT</sub>   | Cycle to cycle jitter                  |            | _     | —   | 1.5 | %    |
| T <sub>LTJIT</sub>   | Long term jitter                       |            |       |     | 0.2 | %    |

### NOTE

The above start up time of 1 us is equivalent to 16 cycles of 16 MHz.

## 6.2.4 128 KHz Internal RC oscillator Electrical specifications Table 26. 128 KHz Internal RC oscillator electrical specifications

| Symbol                         | Parameter                 | Condition     | Min | Тур | Max   | Unit  |
|--------------------------------|---------------------------|---------------|-----|-----|-------|-------|
| F <sub>oscu</sub> <sup>1</sup> | Oscillator<br>frequency   | Calibrated    | 119 | 128 | 136.5 | KHz   |
|                                | Temperature<br>dependence |               |     |     | 600   | ppm/C |
|                                | Supply dependence         |               |     |     | 18    | %/V   |
|                                | Supply current            | Clock running |     |     | 2.75  | μΑ    |
|                                |                           | Clock stopped |     |     | 200   | nA    |

1. Vdd=1.2 V, 1.32V, T<sub>a</sub>=-40 C, 125 C

# 6.2.5 PLL electrical specifications

### Table 27. PLL electrical specifications

| Parameter                        | Min       | Тур | Max          | Unit | Comments   |
|----------------------------------|-----------|-----|--------------|------|--|
| Input Frequency                  | 8         |     | 40           | MHz  |  |
| VCO Frequency Range              | 600       |     | 1280         | MHz  |  |
| Duty Cycle at pllclkout          | 48%       |     | 52%          |      | This specification is guaranteed at PLL IP boundary            |
| Period Jitter                    |           |     | See Table 28 | ps   | NON SSCG mode  |
| TIE                              |           |     | See Table 28 |      | at 960 M Integrated over 1MHz<br>offset not valid in SSCG mode |
| Modulation Depth (Center Spread) | +/- 0.25% |     | +/- 3.0%     |      |  |
| Modulation Frequency             |           |     | 32           | KHz  |  |
| Lock Time                        |           |     | 60           | μs   | Calibration mode   |

### Table 28. Jitter calculation

| Type of jitter | Jitter due to<br>Supply<br>Noise (ps)<br>J <sub>SN</sub> <sup>1</sup> | Jitter due to<br>Fractional Mode<br>(ps) J <sub>SDM</sub> <sup>2</sup> | Jitter due to<br>Fractional Mode<br>J <sub>SSCG</sub> (ps) <sup>3</sup> | 1 Sigma<br>Random<br>Jitter J <sub>RJ</sub><br>(ps) <sup>4</sup> | Total Period Jitter (ps)   |
|----------------|---|--|---|--|--|
| Period Jitter  | 60 ps   | 3% of pllclkout1,2   | Modulation depth  | 0.1% of<br>pllclkout1,2  | +/-( $J_{SN}$ + $J_{SDM}$ + $J_{SSCG}$ + $N^{[4]}$<br>× $J_{RJ}$ ) |

Table continues on the next page...

#### Memory interfaces

| Symbol                 | Characteristic  | Min    | Typical | Max <sup>1, 1</sup>          | Units<br>2, 2 |
|------------------------|---|--------|---------|------------------------------|---------------|
| tai256kseq             | Array Integrity time for sequential sequence on 256 KB block. | _      | _       | 8192 x<br>Tperiod x<br>Nread | _             |
| t <sub>mr16kseq</sub>  | Margin Read time for sequential sequence on 16 KB block.      | 73.81  | _       | 110.7                        | μs            |
| t <sub>mr32kseq</sub>  | Margin Read time for sequential sequence on 32 KB block.      | 128.43 | _       | 192.6                        | μs            |
| t <sub>mr64kseq</sub>  | Margin Read time for sequential sequence on 64 KB block.      | 237.65 | —       | 356.5                        | μs            |
| t <sub>mr256kseq</sub> | Margin Read time for sequential sequence on 256 KB block.     | 893.01 | —       | 1,339.5                      | μs            |

### Table 31. Flash memory Array Integrity and Margin Read specifications (continued)

- Array Integrity times need to be calculated and is dependent on system frequency and number of clocks per read. The
  equation presented require Tperiod (which is the unit accurate period, thus for 200 MHz, Tperiod would equal 5e-9) and
  Nread (which is the number of clocks required for read, including pipeline contribution. Thus for a read setup that requires
  6 clocks to read with no pipeline, Nread would equal 6. For a read setup that requires 6 clocks to read, and has the
  address pipeline set to 2, Nread would equal 4 (or 6 2).)
- 2. The units for Array Integrity are determined by the period of the system clock. If unit accurate period is used in the equation, the results of the equation are also unit accurate.

### 6.3.3 Flash memory module life specifications Table 32. Flash memory module life specifications

| Symbol              | Characteristic   | Conditions                        | Min     | Typical | Units         |
|---------------------|--|-----------------------------------|---------|---------|---------------|
| Array P/E<br>cycles | Number of program/erase cycles per block<br>for 16 KB, 32 KB and 64 KB blocks. <sup>1, 1</sup> | —                                 | 250,000 | _       | P/E<br>cycles |
|                     | Number of program/erase cycles per block for 256 KB blocks. <sup>2, 2</sup>                    | —                                 | 1,000   | 250,000 | P/E<br>cycles |
| Data retention      | Minimum data retention.  | Blocks with 0 - 1,000 P/E cycles. | 50      | —       | Years         |
|                     |  | Blocks with 100,000 P/E cycles.   | 20      | —       | Years         |
|                     |  | Blocks with 250,000 P/E cycles.   | 10      |         | Years         |

1. Program and erase supported across standard temperature specs.

2. Program and erase supported across standard temperature specs.

## 6.3.4 Data retention vs program/erase cycles

Graphically, Data Retention versus Program/Erase Cycles can be represented by the following figure. The spec window represents qualified limits. The extrapolated dotted line demonstrates technology capability, however is beyond the qualification limits.

| No | Symbol          | Parameter                        | Conditions                     | High Speed Mode |     | low Spe         | ed mode | Unit |
|----|-----------------|----------------------------------|--------------------------------|-----------------|-----|-----------------|---------|------|
|    |                 |                                  |                                | Min             | Мах | Min             | Max     |      |
| 12 | t <sub>HO</sub> | Data hold<br>time for<br>outputs | Master (MTFE = 0)              | NA              | _   | -2              | _       | ns   |
|    |                 |                                  | Slave                          | 4               | —   | 6               | —       |      |
|    |                 |                                  | Master (MTFE = 1,<br>CPHA = 0) | -2              | —   | 10 <sup>1</sup> | —       |      |
|    |                 |                                  | Master (MTFE = 1,<br>CPHA = 1) | -2              |     | -2              | —       |      |

Table 35. DSPI electrical specifications (continued)

1. SMPL\_PTR should be set to 1

### NOTE

Restriction For High Speed modes

- DSPI2, DSPI3, SPI1 and SPI2 will support 40MHz Master mode SCK
- DSPI2, DSPI3, SPI1 and SPI2 will support 25MHz Slave SCK frequency
- Only one {SIN,SOUT and SCK} group per DSPI/SPI will support high frequency mode
- For Master mode MTFE will be 1 for high speed mode
- For high speed slaves, their master have to be in MTFE=1 mode or should be able to support 15ns tSUO delay

## NOTE

For numbers shown in the following figures, see Table 35

| Table 36. | Continuous | SCK | timing |
|-----------|------------|-----|--------|
|-----------|------------|-----|--------|

| Spec | Characteristics     | Pad Drive/Load | Value  |       |
|------|---------------------|----------------|--------|-------|
|      |                     |                | Min    | Мах   |
| tSCK | SCK cycle timing    | strong/50 pF   | 100 ns | -     |
| -    | PCS valid after SCK | strong/50 pF   | -      | 15 ns |
| -    | PCS valid after SCK | strong/50 pF   | -4 ns  | -     |

| Table 37. | DSPI high speed mode I/C | )s |
|-----------|--------------------------|----|
|-----------|--------------------------|----|

| DSPI  | High speed SCK | High speed SIN | High speed SOUT |
|-------|----------------|----------------|-----------------|
| DSPI2 | GPIO[78]       | GPIO[76]       | GPIO[77]        |
| DSPI3 | GPIO[100]      | GPIO[101]      | GPIO[98]        |
| SPI1  | GPIO[173]      | GPIO[175]      | GPIO[176]       |
| SPI2  | GPIO[79]       | GPIO[110]      | GPIO[111]       |

| Name                 | Description <sup>1</sup>   | Min | Max | Unit |
|----------------------|--|-----|-----|------|
| dCCTxD <sub>01</sub> | Sum of delay between Clk to Q of the last FF and the final output buffer, rising edge  | _   | 25  | ns   |
| dCCTxD <sub>10</sub> | Sum of delay between Clk to Q of the last FF and the final output buffer, falling edge |     | 25  | ns   |

### Table 39. TxD output characteristics (continued)

1. All parameters specified for  $V_{DD_HV_IOx}$  = 3.3 V -5%, +±10%, TJ = -40 °C / 150 °C, TxD pin load maximum 25 pF.

2. For  $3.3 \text{ V} \pm 10\%$  operation, this specification is 10 ns.



\*FlexRay Protocol Engine Clock

### Figure 20. TxD Signal propagation delays

### 6.4.2.4 RxD

| Table 40. | RxD | input | characteristic |
|-----------|-----|-------|----------------|
|-----------|-----|-------|----------------|

| Name                 | Description <sup>1</sup>   | Min | Max | Unit |
|----------------------|--|-----|-----|------|
| C_CCRxD              | Input capacitance on<br>RxD pin  | —   | 7   | pF   |
| uCCLogic_1           | Threshold for detecting<br>logic high  | 35  | 70  | %    |
| uCCLogic_0           | Threshold for detecting<br>logic low   | 30  | 65  | %    |
| dCCRxD <sub>01</sub> | Sum of delay from<br>actual input to the D<br>input of the first FF,<br>rising edge  | _   | 10  | ns   |
| dCCRxD <sub>10</sub> | Sum of delay from<br>actual input to the D<br>input of the first FF,<br>falling edge | _   | 10  | ns   |

## 6.5.4 External interrupt timing (IRQ pin) Table 48. External interrupt timing specifications

| No. | Symbol            | Parameter             | Conditions | Min | Max | Unit             |
|-----|-------------------|-----------------------|------------|-----|-----|------------------|
| 1   | t <sub>IPWL</sub> | IRQ pulse width low   | —          | 3   | —   | t <sub>CYC</sub> |
| 2   | t <sub>IPWH</sub> | IRQ pulse width high  | _          | 3   | _   | t <sub>CYC</sub> |
| 3   | t <sub>ICYC</sub> | IRQ edge to edge time | _          | 6   |     | t <sub>CYC</sub> |

These values applies when IRQ pins are configured for rising edge or falling edge events, but not both.



Figure 31. External interrupt timing

# 7 Thermal attributes

# 7.1 Thermal attributes

| Board type        | Symbol            | Description  | 176LQFP | Unit | Notes    |
|-------------------|-------------------|--|---------|------|----------|
| Single-layer (1s) | R <sub>θJA</sub>  | Thermal<br>resistance, junction<br>to ambient (natural<br>convection)      | 50.7    | °C/W | 11, 22   |
| Four-layer (2s2p) | R <sub>θJA</sub>  | Thermal<br>resistance, junction<br>to ambient (natural<br>convection)      | 24.2    | °C/W | 1, 2, 33 |
| Single-layer (1s) | R <sub>ejma</sub> | Thermal<br>resistance, junction<br>to ambient (200 ft./<br>min. air speed) | 38.1    | °C/W | 1, 3     |

Table continues on the next page ...

#### Thermal attributes

| Board type        | Symbol            | Description  | 176LQFP | Unit | Notes |
|-------------------|-------------------|--|---------|------|-------|
| Four-layer (2s2p) | R <sub>ejma</sub> | Thermal<br>resistance, junction<br>to ambient (200 ft./<br>min. air speed) | 17.8    | °C/W | 1, 3  |
| _                 | R <sub>θJB</sub>  | Thermal<br>resistance, junction<br>to board                                | 10.9    | °C/W | 44    |
| _                 | R <sub>θJC</sub>  | Thermal<br>resistance, junction<br>to case                                 | 8.4     | °C/W | 55    |
| _                 | Ψ <sub>JT</sub>   | Thermal<br>resistance, junction<br>to package top                          | 0.5     | °C/W | 66    |
| _                 | Ψ <sub>JB</sub>   | Thermal<br>characterization<br>parameter, junction<br>to package bottom    | 0.3     | °C/W | 77    |

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.
- 3. Per JEDEC JESD51-6 with the board horizontal.
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 6. Thermal resistance between the die and the solder pad on the bottom of the package based on simulation without any interface resistance. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.
- 7. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

| Board type        | Symbol            | Description  | 324 MAPBGA | Unit | Notes  |
|-------------------|-------------------|--|------------|------|--------|
| Single-layer (1s) | R <sub>θJA</sub>  | Thermal<br>resistance, junction<br>to ambient (natural<br>convection)      | 31.0       | °C/W | 11, 22 |
| Four-layer (2s2p) | R <sub>0JA</sub>  | Thermal<br>resistance, junction<br>to ambient (natural<br>convection)      | 24.3       | °C/W | 1,2,33 |
| Single-layer (1s) | R <sub>ejma</sub> | Thermal<br>resistance, junction<br>to ambient (200 ft./<br>min. air speed) | 23.5       | °C/W | 1, 3   |
| Four-layer (2s2p) | R <sub>θJMA</sub> | Thermal<br>resistance, junction<br>to ambient (200 ft./<br>min. air speed) | 20.1       | °C/W | 1,3    |

Table continues on the next page...

#### **Thermal attributes**

| Board type | Symbol           | Description   | 324 MAPBGA | Unit | Notes |
|------------|------------------|---|------------|------|-------|
| —          | R <sub>θJB</sub> | Thermal<br>resistance, junction<br>to board   | 16.8       | °C/W | 44    |
| _          | R <sub>0JC</sub> | Thermal<br>resistance, junction<br>to case  | 7.4        | °C/W | 55    |
| _          | Ψ <sub>JT</sub>  | Thermal<br>characterization<br>parameter, junction<br>to package top<br>natural convection    | 0.2        | °C/W | 66    |
| _          | Ψ <sub>JB</sub>  | Thermal<br>characterization<br>parameter, junction<br>to package bottom<br>natural convection | 7.3        | °C/W | 77    |

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per JEDEC JESD51-2 with the single layer board horizontal. Board meets JESD51-9 specification.
- 3. Per JEDEC JESD51-6 with the board horizontal
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.
- 7. Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

| Board type        | Symbol            | Description  | 256 MAPBGA | Unit | Notes  |
|-------------------|-------------------|--|------------|------|--------|
| Single-layer (1s) | R <sub>eJA</sub>  | Thermal<br>resistance, junction<br>to ambient (natural<br>convection)      | 42.6       | °C/W | 11, 22 |
| Four-layer (2s2p) | R <sub>0JA</sub>  | Thermal<br>resistance, junction<br>to ambient (natural<br>convection)      | 26.0       | °C/W | 1,2,33 |
| Single-layer (1s) | R <sub>ejma</sub> | Thermal<br>resistance, junction<br>to ambient (200 ft./<br>min. air speed) | 31.0       | °C/W | 1,3    |
| Four-layer (2s2p) | R <sub>eJMA</sub> | Thermal<br>resistance, junction<br>to ambient (200 ft./<br>min. air speed) | 21.3       | °C/W | 1,3    |
| _                 | R <sub>θJB</sub>  | Thermal<br>resistance, junction<br>to board                                | 12.8       | °C/W | 44     |

Table continues on the next page...

**Pinouts** 

| Package         | NXP Document Number |
|-----------------|---------------------|
| 176-pin LQFP-EP | 98ASA00698D         |
| 256 MAPBGA      | 98ASA00346D         |
| 324 MAPBGA      | 98ASA10582D         |

# 9 Pinouts

# 9.1 Package pinouts and signal descriptions

For package pinouts and signal descriptions, refer to the Reference Manual.

# 10 Reset sequence

# 10.1 Reset sequence

This section describes different reset sequences and details the duration for which the device remains in reset condition in each of those conditions.

# 10.1.1 Reset sequence duration

Table 49 specifies the reset sequence duration for the five different reset sequences described in Reset sequence description.

| No. | Symbol            | Parameter   | T <sub>Reset</sub> |             |     | Unit |
|-----|-------------------|---|--------------------|-------------|-----|------|
|     |                   |   | Min                | Тур<br>1, 1 | Max |      |
| 1   | T <sub>DRB</sub>  | Destructive Reset Sequence, BIST enabled            | 6.2                | 7.3         | -   | ms   |
| 2   | T <sub>DR</sub>   | Destructive Reset Sequence, BIST disabled 110 182 - |                    | us          |     |      |
| 3   | T <sub>ERLB</sub> | External Reset Sequence Long, Unsecure Boot         | 6.2                | 7.3         | -   | ms   |
| 4   | T <sub>FRL</sub>  | Functional Reset Sequence Long, Unsecure Boot       | 110                | 182         | -   | us   |
| 5   | T <sub>FRS</sub>  | Functional Reset Sequence Short, Unsecure Boot      | 7                  | 9           | -   | us   |

Table 49. RESET sequences

1. The Typ value is applicable only if the reset sequence duration is not prolonged by an extended assertion of RESET\_B by an external reset generator.

# 10.1.2 BAF execution duration

Following table specifies the typical BAF execution time in case BAF boot header is present at first location (Typical) and last location (worst case). Total Boot time is the sum of reset sequence duration and BAF execution time.

| BAF execution<br>duration                                | Min | Тур | Мах | Unit |
|--|-----|-----|-----|------|
| BAF execution time<br>(boot header at first<br>location) | _   | 200 | _   | μs   |
| BAF execution time<br>(boot header at last<br>location)  | _   | _   | 320 | μs   |

Table 50. BAF execution duration

## 10.1.3 Reset sequence description

The figures in this section show the internal states of the device during the five different reset sequences. The dotted lines in the figures indicate the starting point and the end point for which the duration is specified in .

With the beginning of DRUN mode, the first instruction is fetched and executed. At this point, application execution starts and the internal reset sequence is finished.

The following figures show the internal states of the device during the execution of the reset sequence and the possible states of the RESET\_B signal pin.

### NOTE

RESET\_B is a bidirectional pin. The voltage level on this pin can either be driven low by an external reset generator or by the device internal reset circuitry. A high level on this pin can only be generated by an external pullup resistor which is strong enough to overdrive the weak internal pulldown resistor. The rising edge on RESET\_B in the following figures indicates the time when the device stops driving it low. The reset sequence durations given in are applicable only if the internal reset sequence is not prolonged by an external reset generator keeping RESET\_B asserted low beyond the last Phase3.

**Reset sequence** 















Figure 35. Functional reset sequence long



Figure 36. Functional reset sequence short

The reset sequences shown in Figure 35 and Figure 36 are triggered by functional reset events. RESET\_B is driven low during these two reset sequences only if the corresponding functional reset source (which triggered the reset sequence) was enabled to drive RESET\_B low for the duration of the internal reset sequence. See the RGM\_FBRE register in the device reference manual for more information.

# **11 Revision History**

# 11.1 Revision History

The following table provides a revision history for this document.

| Rev. No. | Date          | Substantial Changes |
|----------|---------------|---------------------|
| Rev 1    | 14 March 2013 | Initial Release     |

Table continues on the next page...

| Rev. No. | Date | Substantial Changes   |
|----------|------|---|
|          |      | <ul> <li>In section, Thermal attributes</li> <li>Added table for 100 MAPBGA</li> </ul>                      |
|          |      | <ul> <li>In section Obtaining package dimensions</li> <li>Updated package details for 100 MAPBGA</li> </ul> |
|          |      | Editoral updates throughtout including correction of various module names.                                  |

## Table 51. Revision History (continued)

Table continues on the next page...

#### How to Reach Us:

Home Page: www.nxp.com

Web Support: www.nxp.com/support Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTest, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, AMBA, ARM Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and µVision are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. ARM7, ARM9, ARM11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2017 NXP B.V.





Document Number: MPC5746C Rev. 5.1, 05/2017