



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active  |
|----------------------------|---|
| Core Processor             | e200z4  |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 120MHz  |
| Connectivity               | CANbus, Ethernet, FlexRay, I <sup>2</sup> C, LINbus, SPI                |
| Peripherals                | DMA, I <sup>2</sup> S, POR, WDT   |
| Number of I/O              | -   |
| Program Memory Size        | 2MB (2M x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 64K x 8   |
| RAM Size                   | 256K x 8  |
| Voltage - Supply (Vcc/Vdd) | 3.15V ~ 5.5V  |
| Data Converters            | A/D 36x10b, 16x12b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 100-LFBGA   |
| Supplier Device Package    | 100-MAPBGA (11x11)  |
| Purchase URL               | https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5745bk1cmh2r |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1 Block diagram



Figure 1. MPC5746C block diagram

# 2 Family comparison

The following table provides a summary of the different members of the MPC5746C family and their proposed features. This information is intended to provide an understanding of the range of functionality offered by this family. For full details of all of the family derivatives please contact your marketing representative.

#### Family comparison

### Table 1. MPC5746C Family Comparison1 (continued)

| Feature  | MPC5745B    | MPC5744B    | MPC5746B            | MPC5744C           | MPC5745C    | MPC5746C                         |  |  |
|--|-------------|-------------|---------------------|--------------------|-------------|----------------------------------|--|--|
| l <sup>2</sup> C   | 4           | 4           | 4                   |                    | 4           | •                                |  |  |
| SAI/I <sup>2</sup> S   | 3           | 3           | 3                   | 3                  |             |                                  |  |  |
| FXOSC  |             |             | 8 - 40              | ) MHz              |             |                                  |  |  |
| SXOSC  |             |             | 32                  | KHz                |             |                                  |  |  |
| FIRC   |             |             | 16 1                | MHz                |             |                                  |  |  |
| SIRC   |             |             | 128                 | KHz                |             |                                  |  |  |
| FMPLL  |             |             |                     | 1                  |             |                                  |  |  |
| Low Power Unit<br>(LPU)                                      |             |             | Y                   | es                 |             |                                  |  |  |
| FlexRay 2.1<br>(dual channel)                                | Yes, 128 MB | Yes, 128 MB | Yes, 128 MB         |                    | Yes, 128 MB |                                  |  |  |
| Ethernet (RMII,<br>MII + 1588, Muti<br>queue AVB<br>support) | 1           | 1           | 1                   |                    | 1           |                                  |  |  |
| CRC  |             |             | -                   | 1                  |             |                                  |  |  |
| MEMU   |             |             | 2                   | 2                  |             |                                  |  |  |
| STCU2  |             |             | -                   | 1                  |             |                                  |  |  |
| HSM-v2<br>(security)   |             |             | Opti                | onal               |             |                                  |  |  |
| Censorship   |             |             | Y                   | es                 |             |                                  |  |  |
| FCCU   |             |             | -                   | 1                  |             |                                  |  |  |
| Safety level   |             |             | Specific functions  | ASIL-B certifiable |             |                                  |  |  |
| User MBIST   |             |             | Y                   | es                 |             |                                  |  |  |
| I/O Retention in<br>Standby                                  |             |             | Y                   | es                 |             |                                  |  |  |
| GPIO <sup>6</sup>  |             |             | Up to 264 GPI an    | d up to 246 GPIO   |             |                                  |  |  |
| Debug  |             |             | JTA                 | GC,                |             |                                  |  |  |
|  |             |             | cJT                 | AG                 |             |                                  |  |  |
| Nexus  |             | Z4 N3+ (C   | Only available on 3 | 24BGA (developm    | ent only))  |                                  |  |  |
|  |             | Z2 N3+ (C   | Only available on 3 | 24BGA (developm    | ient only)) |                                  |  |  |
| Packages   | 176 LQFP-EP | 176 LQFP-EP | 176 LQFP-EP         | 176 LQFP-EP        | 176 LQFP-EP | 176 LQFP-EP                      |  |  |
|  | 256 BGA     | 256 BGA     | 256 BGA             | 256 BGA            | 256 BGA     | 256 BGA,                         |  |  |
|  | 100 BGA     | 100 BGA     | 100 BGA             | 100 BGA            | 100 BGA     | 324 BGA<br>(development<br>only) |  |  |
|  |             |             |                     |                    |             | 100 BGA                          |  |  |

1. Feature set dependent on selected peripheral multiplexing, table shows example. Peripheral availability is package dependent.

- 2. Based on 125°C ambient operating temperature and subject to full device characterization.
- 3. Contact NXP representative for part number
- 4. Additional SWT included when HSM option selected
- 5. See device datasheet and reference manual for information on to timer channel configuration and functions.
- 6. Estimated I/O count for largest proposed packages based on multiplexing with peripherals.

- 4. VDD\_LV supply pins should never be grounded (through a small impedance). If these are not driven, they should only be left floating
- 5. VIN1\_CMP\_REF  $\leq$  VDD\_HV\_A
- 6. This supply is shorted VDD\_HV\_A on lower packages.
- 7.  $T_J=150^{\circ}C$ . Assumes  $T_A=125^{\circ}C$ 
  - Assumes maximum θJA of 2s2p board. See Thermal attributes

# 4.3 Voltage regulator electrical characteristics

The voltage regulator is composed of the following blocks:

- Choice of generating supply voltage for the core area.
  - Control of external NPN ballast transistor
  - Generating core supply using internal ballast transistor
  - Connecting an external 1.25 V (nominal) supply directly without the NPN ballast
- Internal generation of the 3.3 V flash supply when device connected in 5V applications
- External bypass of the 3.3 V flash regulator when device connected in 3.3V applications
- Low voltage detector low threshold (LVD\_IO\_A\_LO) for V<sub>DD\_HV\_IO\_A supply</sub>
- Low voltage detector high threshold (LVD\_IO\_A\_Hi) for V<sub>DD\_HV\_IO\_A</sub> supply
- Low voltage detector (LVD\_FLASH) for 3.3 V flash supply (VDD\_HV\_FLA)
- Various low voltage detectors (LVD\_LV\_x)
- High voltage detector (HVD\_LV\_cold) for 1.2 V digital core supply (VDD\_LV)
- Power on Reset (POR\_LV) for 1.25 V digital core supply (VDD\_LV)
- Power on Reset (POR\_HV) for 3.3 V to 5 V supply (VDD\_HV\_A)

The following bipolar transistors<sup>1</sup> are supported, depending on the device performance requirements. As a minimum the following must be considered when determining the most appropriate solution to maintain the device under its maximum power dissipation capability: current, ambient temperature, mounting pad area, duty cycle and frequency for Idd, collector voltage, etc

<sup>1.</sup> BCP56, MCP68 and MJD31are guaranteed ballasts.





Figure 2. Voltage regulator capacitance connection

### NOTE

On BGA, VSS\_LV and VSS\_HV have been joined on substrate and renamed as VSS.

| Table 8. | Voltage regulator | electrical | specifications |
|----------|-------------------|------------|----------------|
|          | <b>U U</b>        |            | -              |

| Symbol                             | Parameter   | Conditions   | Min   | Тур              | Max  | Unit |
|------------------------------------|---|--|-------|------------------|------|------|
| C <sub>fp_reg</sub> 1              | External decoupling / stability<br>capacitor                                      | Min, max values shall be granted<br>with respect to tolerance, voltage,<br>temperature, and aging<br>variations. | 1.32  | 2.2 <sup>2</sup> | 3    | μF   |
|                                    | Combined ESR of external<br>capacitor   | _  | 0.001 | _                | 0.03 | Ohm  |
| C <sub>lp/ulp_reg</sub>            | External decoupling / stability<br>capacitor for internal low power<br>regulators | Min, max values shall be granted<br>with respect to tolerance, voltage,<br>temperature, and aging<br>variations. | 0.8   | 1                | 1.4  | μF   |
|                                    | Combined ESR of external capacitor  | _  | 0.001 | —                | 0.1  | Ohm  |
| C <sub>be_fpreg</sub> <sup>3</sup> | Capacitor in parallel to base-  | BCP68 and BCP56  |       | 3.3              |      | nF   |
|                                    | emitter   | MJD31  |       | 4.7              |      |      |

Table continues on the next page ...

| Table 8. | Voltage regulator | electrical s | pecifications ( | (continued) |
|----------|-------------------|--------------|-----------------|-------------|
|          |                   |              |                 |             |

| Symbol                                       | Parameter  | Conditions  | Min   | Тур | Max  | Unit |
|--|--|---|-------|-----|------|------|
| C <sub>flash_</sub> reg <sup>4</sup>         | External decoupling / stability<br>capacitor for internal Flash<br>regulators        | Min, max values shall be granted<br>with respect to tolerance, voltage,<br>temperature, and aging<br>variations.  | 1.32  | 2.2 | 3    | μF   |
|  | Combined ESR of external<br>capacitor  | —   | 0.001 | _   | 0.03 | Ohm  |
| C <sub>HV_VDD_A</sub>                        | VDD_HV_A supply capacitor <sup>5, 5</sup>  | Min, max values shall be granted<br>with respect to tolerance, voltage,<br>temperature, and aging<br>variations.  | 1     | _   | _    | μF   |
| C <sub>HV_VDD_B</sub>                        | VDD_HV_B supply capacitor <sup>5</sup>   | Min, max values shall be granted<br>with respect to tolerance, voltage,<br>temperature, and aging<br>variations.  | 1     |     | _    | μF   |
| C <sub>HV_VDD_C</sub>                        | VDD_HV_C supply capacitor <sup>5</sup>   | Min, max values shall be granted<br>with respect to tolerance, voltage,<br>temperature, and aging<br>variations.  | 1     | _   | _    | μF   |
| C <sub>HV_ADC0</sub><br>C <sub>HV_ADC1</sub> | HV ADC supply decoupling<br>capacitances   | Min, max values shall be granted<br>with respect to tolerance, voltage,<br>temperature, and aging<br>variations.  | 1     |     | _    | μF   |
| C <sub>HV_ADR</sub> <sup>6</sup>             | HV ADC SAR reference supply<br>decoupling capacitances                               | Min, max values shall be granted<br>with respect to tolerance, voltage,<br>temperature, and aging<br>variations.  | 0.47  | _   | _    | μF   |
| V <sub>DD_HV_BALL</sub>                      | FPREG Ballast collector supply voltage   | When collector of NPN ballast is<br>directly supplied by an on board<br>supply source (not shared with<br>VDD_HV_A supply pin) without<br>any series resistance, that is,<br>R <sub>C_BALLAST</sub> less than 0.01 Ohm. | 2.25  | _   | 5.5  | V    |
| R <sub>C_BALLAST</sub>                       | Series resistor on collector of<br>FPREG ballast                                     | When VDD_HV_BALLAST is<br>shorted to VDD_HV_A on the<br>board   | _     |     | 0.1  | Ohm  |
| t <sub>SU</sub>                              | Start-up time with external<br>ballastafter main supply<br>(VDD_HV_A) stabilization  | Cfp_reg = 3 μF  | -     | 74  | _    | μs   |
| t <sub>SU_int</sub>                          | Start-up time with internal ballast<br>after main supply (VDD_HV_A)<br>stabilization | Cfp_reg = 3 μF  | -     | 103 | _    | μs   |
| t <sub>ramp</sub>                            | Load current transient   | lload from 15% to 55%<br>$C_{f_{p} reg} = 3 \ \mu F$  |       | 1.0 |      | μs   |

- Split capacitance on each pair VDD\_LV pin should sum up to a total value of C<sub>fp\_reg</sub>
   Typical values will vary over temperature, voltage, tolerance, drift, but total variation must not exceed minimum and maximum values.
- 3. Ceramic X7R or X5R type with capacitance-temperature characteristics +/-15% of -55 degC to +125degC is recommended. The tolerance +/-20% is acceptable.
- 4. It is required to minimize the board parasitic inductance from decoupling capacitor to VDD\_HV\_FLA pin and the routing inductance should be less than 1nH.

General

| Symbol   | Parameter    | Conditions <sup>1</sup>       | Min | Тур | Max  | Unit |
|----------|--------------|-------------------------------|-----|-----|------|------|
| STANDBY2 | STANDBY with | T <sub>a</sub> = 25 °C        | _   | 75  | _    | μA   |
|          | 128K RAM     | T <sub>a</sub> = 85 °C        | —   | 155 | 730  |      |
|          |              | T <sub>a</sub> = 105 °C       | —   | 255 | 1350 |      |
|          |              | $T_a = 125 \ ^{\circ}C^{2}$   | —   | 396 | 2600 |      |
| STANDBY3 | STANDBY with | $T_a = 25 \text{ °C}$         | —   | 80  | _    | μA   |
|          | 256K RAM     | T <sub>a</sub> = 85 °C        | —   | 180 | 800  |      |
|          |              | T <sub>a</sub> = 105 °C       | —   | 290 | 1425 |      |
|          |              | $T_{a} = 125 \ ^{\circ}C^{2}$ | —   | 465 | 2900 |      |
| STANDBY3 | FIRC ON      | T <sub>a</sub> = 25 °C        | —   | 500 | —    | μA   |

# Table 12. STANDBY Current consumption characteristics (continued)

1. The content of the Conditions column identifies the components that draw the specific current.

 Assuming Ta=Tj, as the device is in static (fully clock gated) mode. Assumes maximum θJA of 2s2p board. SeeThermal attributes

# 4.6 Electrostatic discharge (ESD) characteristics

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts  $\times$  (n + 1) supply pin). This test conforms to the AEC-Q100-002/-003/-011 standard.

### NOTE

A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

| Symbol                | Parameter               | Conditions <sup>1</sup>        | Class | Max value <sup>2</sup> | Unit |
|-----------------------|-------------------------|--------------------------------|-------|------------------------|------|
| V <sub>ESD(HBM)</sub> | Electrostatic discharge | T <sub>A</sub> = 25 °C         | H1C   | 2000                   | V    |
|                       | (Human Body Model)      | conforming to AEC-<br>Q100-002 |       |                        |      |
| V <sub>ESD(CDM)</sub> | Electrostatic discharge | T <sub>A</sub> = 25 °C         | C3A   | 500                    | V    |
|                       | (Charged Device Model)  | conforming to AEC-<br>Q100-011 |       | 750 (corners)          |      |

Table 13. ESD ratings

1. All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

2. Data based on characterization results, not tested in production.

# 5.3 AC specifications @ 5 V Range

### Table 16. Functional Pad AC Specifications @ 5 V Range

| Symbol                 | Prop. Delay (ns) <sup>1</sup> |           | /mbol Prop. Delay (ns) <sup>1</sup> Rise/Fall Edge (ns) |         | Drive Load (pF) | SIUL2_MSCRn[SRC 1:0] |
|------------------------|-------------------------------|-----------|---|---------|-----------------|----------------------|
|                        | L>H/H>L                       |           |   |         |                 |                      |
|                        | Min                           | Max       | Min   | Max     |                 | MSB,LSB              |
| pad_sr_hv              |                               | 4.5/4.5   |   | 1.3/1.2 | 25              | 11                   |
| (output)               |                               | 6/6       |   | 2.5/2   | 50              |                      |
| (Output)               |                               | 13/13     |   | 9/9     | 200             |                      |
|                        |                               | 5.25/5.25 |   | 3/2     | 25              | 10                   |
|                        |                               | 9/8       |   | 5/4     | 50              |                      |
|                        |                               | 22/22     |   | 18/16   | 200             |                      |
|                        |                               | 27/27     |   | 13/13   | 50              | 01 <sup>2, 2</sup>   |
|                        |                               | 40/40     |   | 24/24   | 200             |                      |
|                        |                               | 40/40     |   | 24/24   | 50              | 00 <sup>2</sup>      |
|                        |                               | 65/65     |   | 40/40   | 200             |                      |
| pad_i_hv/<br>pad_sr_hv |                               | 1.5/1.5   |   | 0.5/0.5 | 0.5             | NA                   |
| (input)                |                               |           |   |         |                 |                      |

1. As measured from 50% of core side input to Voh/Vol of the output

2. Slew rate control modes

### NOTE

The above specification is based on simulation data into an ideal lumped capacitor. Customer should use IBIS models for their specific board/loading conditions to simulate the expected signal integrity and edge rates of their system.

### NOTE

The above specification is measured between 20% / 80%.

# 5.4 DC electrical specifications @ 5 V Range

### Table 17. DC electrical specifications @ 5 V Range

| Symbol         | Parameter                          | Va           | Unit              |   |
|----------------|------------------------------------|--------------|-------------------|---|
|                |                                    | Min          | Max               |   |
| Vih (pad_i_hv) | pad_i_hv Input Buffer High Voltage | 0.7*VDD_HV_x | VDD_HV_x +<br>0.3 | V |

Table continues on the next page...

| Symbol              | Symbol Parameter Value                                     |                                    |                                 | Unit |
|---------------------|--|------------------------------------|---------------------------------|------|
|                     |  | Min                                | Max                             |      |
| Vil (pad_i_hv)      | pad_i_hv Input Buffer Low Voltage                          | VDD_HV_x -<br>0.3                  | 0.45*VDD_HV_<br>x               | V    |
| Vhys (pad_i_hv)     | pad_i_hv Input Buffer Hysteresis                           | 0.09*VDD_HV_<br>x                  |                                 | V    |
| Vih_hys             | CMOS Input Buffer High Voltage (with hysteresis enabled)   | 0.65*<br>VDD_HV_x                  | VDD_HV_x +<br>0.3               | V    |
| Vil_hys             | CMOS Input Buffer Low Voltage (with hysteresis enabled)    | VDD_HV_x -<br>0.3                  | 0.35*VDD_HV_<br>x               | V    |
| Vih                 | CMOS Input Buffer High Voltage (with hysteresis disabled)  | 0.55 *<br>VDD_HV_x <sup>1, 1</sup> | VDD_HV_x <sup>1</sup> + 0.3     | V    |
| Vil                 | CMOS Input Buffer Low Voltage (with hysteresis disabled)   | VDD_HV_x -<br>0.3                  | 0.40 *<br>VDD_HV_x <sup>1</sup> | V    |
| Vhys                | CMOS Input Buffer Hysteresis                               | 0.09 *<br>VDD_HV_x <sup>1</sup>    |                                 | V    |
| Pull_IIH (pad_i_hv) | Weak Pullup Current <sup>2, 2</sup> Low                    | 23                                 |                                 | μA   |
| Pull_IIH (pad_i_hv) | Weak Pullup Current <sup>3, 3</sup> High                   |                                    | 82                              | μA   |
| Pull_IIL (pad_i_hv) | Weak Pulldown Current <sup>3</sup> Low                     | 40                                 |                                 | μA   |
| Pull_IIL (pad_i_hv) | Weak Pulldown Current <sup>2</sup> High                    |                                    | 130                             | μA   |
| Pull_loh            | Weak Pullup Current <sup>4</sup>                           | 30                                 | 80                              | μA   |
| Pull_lol            | Weak Pulldown Current <sup>5</sup>                         | 30                                 | 80                              | μA   |
| linact_d            | Digital Pad Input Leakage Current (weak pull inactive)     | -2.5                               | 2.5                             | μA   |
| Voh                 | Output High Voltage <sup>6</sup>                           | 0.8 *<br>VDD_HV_x <sup>1</sup>     | _                               | V    |
| Vol                 | Output Low Voltage <sup>7</sup>                            | —                                  | 0.2*VDD_HV_x                    | V    |
|                     | Output Low Voltage <sup>8</sup>                            |                                    | 0.1*VDD_HV_x                    |      |
| loh_f               | Full drive loh <sup>9, 9</sup> (SIUL2_MSCRn.SRC[1:0] = 11) | 18                                 | 70                              | mA   |
| lol_f               | Full drive Iol <sup>9</sup> (SIUL2_MSCRn.SRC[1:0] = 11)    | 21                                 | 120                             | mA   |
| loh_h               | Half drive loh <sup>9</sup> (SIUL2_MSCRn.SRC[1:0] = 10)    | 9                                  | 35                              | mA   |
| lol_h               | Half drive Iol <sup>9</sup> (SIUL2_MSCRn.SRC[1:0] = 10)    | 10.5                               | 60                              | mA   |

 Table 17. DC electrical specifications @ 5 V Range (continued)

1.  $VDD_HV_x = VDD_HV_A$ ,  $VDD_HV_B$ ,  $VDD_HV_C$ 

- 2. Measured when pad=0.69\*VDD\_HV\_x
- 3. Measured when pad=0.49\*VDD\_HV\_x
- 4. Measured when pad = 0 V
- 5. Measured when pad =  $VDD_HV_x$
- 6. Measured when pad is sourcing 2 mA
- 7. Measured when pad is sinking 2 mA
- 8. Measured when pad is sinking 1.5 mA
- 9. Ioh/IoI is derived from spice simulations. These values are NOT guaranteed by test.

# 5.5 Reset pad electrical characteristics

The device implements a dedicated bidirectional RESET pin.



Figure 5. ADC characteristics and error definitions

# 6.2 Clocks and PLL interfaces modules

# 6.2.1 Main oscillator electrical characteristics

This device provides a driver for oscillator in pierce configuration with amplitude control. Controlling the amplitude allows a more sinusoidal oscillation, reducing in this way the EMI. Other benefits arises by reducing the power consumption. This Loop Controlled Pierce (LCP mode) requires good practices to reduce the stray capacitance of traces between crystal and MCU.

An operation in Full Swing Pierce (FSP mode), implemented by an inverter is also available in case of parasitic capacitances and cannot be reduced by using crystal with high equivalent series resistance. For this mode, a special care needs to be taken regarding the serial resistance used to avoid the crystal overdrive.

Other two modes called External (EXT Wave) and disable (OFF mode) are provided. For EXT Wave, the drive is disabled and an external source of clock within CMOS level based in analog oscillator supply can be used. When OFF, EXTAL is pulled down by 240 Kohms resistor and the feedback resistor remains active connecting XTAL through EXTAL by 1M resistor.



Figure 8. DSPI classic SPI timing — master, CPHA = 0



Figure 9. DSPI classic SPI timing — master, CPHA = 1



Figure 14. DSPI modified transfer format timing – slave, CPHA = 0



Figure 15. DSPI modified transfer format timing — slave, CPHA = 1



Figure 16. DSPI PCS strobe (PCSS) timing

#### Debug specifications



Figure 26. JTAG test access port timing

### Table 46. Nexus debug port timing <sup>1</sup> (continued)

| No. | Symbol                                     | Parameter                     | Condition<br>s | Min | Max | Unit |
|-----|--|-------------------------------|----------------|-----|-----|------|
| 9   | t <sub>NTDIH</sub> ,<br>t <sub>NTMSH</sub> | TDI, TMS Data Hold Time       | _              | 5   | _   | ns   |
| 10  | t <sub>JOV</sub>                           | TCK Low to TDO/RDY Data Valid | —              | 0   | 25  | ns   |

1. JTAG specifications in this table apply when used for debug functionality. All Nexus timing relative to MCKO is measured from 50% of MCKO and 50% of the respective signal.

- 2. For all Nexus modes except DDR mode, MDO, MSEO, and EVTO data is held valid until next MCKO low cycle.
- 3. The system clock frequency needs to be four times faster than the TCK frequency.



Figure 28. Nexus output timing



Figure 29. Nexus EVTI Input Pulse Width

#### Thermal attributes

| Board type | Symbol               | Description  | 256 MAPBGA | Unit | Notes |
|------------|----------------------|--|------------|------|-------|
| _          | R <sub>θJC</sub>     | Thermal<br>resistance, junction<br>to case   | 7.9        | °C/W | 55    |
|            | Ψ <sub>JT</sub>      | Thermal<br>characterization<br>parameter, junction<br>to package top<br>outside center<br>(natural<br>convection)    | 0.2        | °C/W | 66    |
|            | R <sub>0JB_CSB</sub> | Thermal<br>characterization<br>parameter, junction<br>to package bottom<br>outside center<br>(natural<br>convection) | 9.0        | °C/W | 77    |

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.
- 3. Per JEDEC JESD51-6 with the board horizontal
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.
- 7. Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

| Board type        | Symbol            | Description  | 100 MAPBGA | Unit | Notes   |
|-------------------|-------------------|--|------------|------|---------|
| Single-layer (1s) | R <sub>0JA</sub>  | Thermal<br>resistance, junction<br>to ambient (natural<br>convection)      | 50.9       | °C/W | 1, 21,2 |
| Four-layer (2s2p) | R <sub>θJA</sub>  | Thermal<br>resistance, junction<br>to ambient (natural<br>convection)      | 27.0       | °C/W | 1,2,33  |
| Single-layer (1s) | R <sub>ejma</sub> | Thermal<br>resistance, junction<br>to ambient (200 ft./<br>min. air speed) | 38.0       | °C/W | 1,3     |
| Four-layer (2s2p) | R <sub>eJMA</sub> | Thermal<br>resistance, junction<br>to ambient (200 ft./<br>min. air speed) | 22.2       | °C/W | 1,3     |

Table continues on the next page ...

| Board type | Symbol           | Description  | 100 MAPBGA | Unit | Notes |
|------------|------------------|--|------------|------|-------|
| _          | R <sub>θJB</sub> | Thermal<br>resistance, junction<br>to board  | 10.8       | °C/W | 44    |
| _          | R <sub>θJC</sub> | Thermal<br>resistance, junction<br>to case   | 8.2        | °C/W | 55    |
|            | Ψ <sub>JT</sub>  | Thermal<br>characterization<br>parameter, junction<br>to package top<br>outside center<br>(natural<br>convection)    | 0.2        | °C/W | 66    |
| _          | Ψ <sub>JB</sub>  | Thermal<br>characterization<br>parameter, junction<br>to package bottom<br>outside center<br>(natural<br>convection) | 7.8        | °C/W | 77    |

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.
- 3. Per JEDEC JESD51-6 with the board horizontal
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.
- 7. Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

# 8 Dimensions

# 8.1 Obtaining package dimensions

Package dimensions are provided in package drawing.

To find a package drawing, go to www.nxp.com and perform a keyword search for the drawing's document number:

| Package    | NXP Document Number |
|------------|---------------------|
| 100 MAPBGA | 98ASA00802D         |

Table continues on the next page...

**Reset sequence** 















Figure 35. Functional reset sequence long

| Rev. No. | Date | Substantial Changes  |
|----------|------|--|
|          |      | <ul> <li>In section: Reset pad electrical characteristics         <ul> <li>Revised table, Reset electrical characteristics</li> <li>Deleted note, There are some specific ports that supports TTL functionality. These ports are, PB[4], PB[5], PB[6], PB[7], PB[8], PB[9], PD[0], PD[1], PD[2], PD[3], PD[4], PD[5], PD[6], PD[7], PD[8], PD[9], PD[10], and PD[11].</li> </ul> </li> <li>In section: PORST electrical specifications         <ul> <li>Updated 'Min' value for W<sub>NFPORST</sub></li> </ul> </li> </ul>   |
|          |      | <ul> <li>In section: Peripheral operating requirements and behaviours</li> <li>Changed section title from Input impedance and ADC accuracy to Input equivalent circuit and ADC conversion characteristics.</li> <li>Revised table: ADC conversion characteristics (for 12-bit) and ADC conversion characteristics (for 10-bit)</li> <li>Removed table, ADC supply configurations.</li> </ul>   |
|          |      | <ul> <li>In section: Analogue Comparator (CMP) electrical specifications <ul> <li>In table: Comparator and 6-bit DAC electrical specifications</li> <li>Updated 'Max' value of I<sub>DDLS</sub></li> <li>Updated 'Min' and 'Max' for V<sub>AIO</sub> and DNL</li> <li>Updated 'Descripton' 'Min' 'Max' od V<sub>H</sub></li> <li>Updated row for t<sub>DHS</sub></li> <li>Added row for t<sub>DLS</sub></li> <li>Removed row for V<sub>CMPOh</sub> and V<sub>CMPOI</sub></li> </ul> </li> </ul>  |
|          |      | <ul> <li>In section: Clocks and PLL interfaces modules <ul> <li>In table: Main oscillator electrical characteristics</li> <li>V<sub>XOSCHS</sub>: Removed values for 4 MHz.</li> <li>T<sub>XOSCHSSU</sub>: Updated range to 8-40 MHz.</li> </ul> </li> <li>In table: 16 MHz RC Oscillator electrical specifications <ul> <li>Updated 'Max' for T<sub>startup</sub> and T<sub>LTJIT</sub></li> <li>Removed F<sub>Untrimmed</sub> row</li> </ul> </li> <li>In table: 128 KHz Internal RC oscillator electrical specifications <ul> <li>Fosc: Removed Uncaliberated 'Condition' and updated 'Min', 'Typ', and 'Max' for Caliberated condition</li> <li>Fosc: Updated 'Temperature dependence' and 'Supply dependence' Max values</li> </ul> </li> </ul> |
|          |      | <ul> <li>In table: PLL electrical specifications</li> <li>Removed entries for Input Clock Low Level, Input Clock High Level, Power consumption, Regulator Maximum Output Current, Analog Supply, Digital Supply (V<sub>DD_LV</sub>), Modulation Depth (Down Spread), PLL reset assertion time, and Power Consumption</li> <li>Removed 'Typ' value for Duty Cycle at pllclkout</li> <li>Removed 'Min' value for Lock Time in calibration mode.</li> <li>In table: Jitter calculation</li> <li>Added 1 Sigma Random Jitter and Total Period Jitter values for Long Term Jitter (Interger and Fractional Mode) rows.</li> </ul>   |
|          |      | <ul> <li>In section Flash read wait state and address pipeline control settings</li> <li>In Flash Read Wait State and Address Pipeline Control: Updated APC for 40 MHz.</li> <li>Removed section: On-chip peripherals</li> </ul>   |

### Table 51. Revision History (continued)

Table continues on the next page ...

#### **Revision History**

| Rev. No. | Date        | Substantial Changes  |
|----------|-------------|--|
| Rev 5.1  | 22 May 2017 | Removed the Introduction section from Section 4 "General".   |
|          |             | <ul> <li>In AC Specifications@3.3V section, removed note related to Cz results and added two<br/>notes.</li> </ul>   |
|          |             | <ul> <li>In AC Specifications@5V section, added two notes.</li> </ul>  |
|          |             | <ul> <li>In ADC Electrical Specifications section, added spec value of "ADC Analog Pad" at Max<br/>leakage (standard channel)@ 105 C T<sub>A</sub> in "ADC conversion characteristics (for 10-bit)"<br/>table.</li> </ul>  |
|          |             | <ul> <li>In PLL Electrical Specifications section, updated the first footnote of "Jitter calculation"<br/>table.</li> </ul>  |
|          |             | <ul> <li>In Analog Comparator Electrical Specifications section, updated the TDLS (propagation<br/>delay, low power mode) max value in "Comparator and 6-bit DAC electrical<br/>specifications" table to 21 us.</li> </ul> |
|          |             | <ul> <li>In Recommended Operating Conditions section, updated the footnote link to T<sub>A</sub> in<br/>"Recommended operating conditions (V DD_HV_x = 5V)" table.</li> </ul>  |

Table 51. Revision History (continued)

#### How to Reach Us:

Home Page: www.nxp.com

Web Support: www.nxp.com/support Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTest, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, AMBA, ARM Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and µVision are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. ARM7, ARM9, ARM11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2017 NXP B.V.





Document Number: MPC5746C Rev. 5.1, 05/2017