

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	e200z4
Core Size	32-Bit
Speed	160MHz
Connectivity	CANbus, Ethernet, FlexRay, I ² C, LINbus, SAI, SPI
Peripherals	DMA, I ² S, LVD/HVD, POR, WDT
Number of I/O	65
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	3.15V ~ 5.5V
Data Converters	A/D 68x10b, 31x12b SAR
Oscillator Type	External, Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LBGA
Supplier Device Package	100-MAPBGA (11x11)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5745bk1mmh6

Table of Contents

1	Block diagram.....	4
2	Family comparison.....	4
3	Ordering parts.....	8
3.1	Determining valid orderable parts	8
3.2	Ordering Information	9
4	General.....	9
4.1	Absolute maximum ratings.....	9
4.2	Recommended operating conditions.....	11
4.3	Voltage regulator electrical characteristics.....	13
4.4	Voltage monitor electrical characteristics.....	17
4.5	Supply current characteristics.....	18
4.6	Electrostatic discharge (ESD) characteristics.....	22
4.7	Electromagnetic Compatibility (EMC) specifications....	23
5	I/O parameters.....	23
5.1	AC specifications @ 3.3 V Range.....	23
5.2	DC electrical specifications @ 3.3V Range.....	24
5.3	AC specifications @ 5 V Range.....	25
5.4	DC electrical specifications @ 5 V Range.....	25
5.5	Reset pad electrical characteristics.....	26
5.6	PORST electrical specifications.....	28
6	Peripheral operating requirements and behaviours.....	28
6.1	Analog.....	28
6.1.1	ADC electrical specifications.....	28
6.1.2	Analog Comparator (CMP) electrical specifications.....	33
6.2	Clocks and PLL interfaces modules.....	34
6.2.1	Main oscillator electrical characteristics.....	34
6.2.2	32 kHz Oscillator electrical specifications	36
6.2.3	16 MHz RC Oscillator electrical specifications.....	36
6.2.4	128 KHz Internal RC oscillator Electrical specifications	37
6.2.5	PLL electrical specifications	37
6.3	Memory interfaces.....	38
6.3.1	Flash memory program and erase specifications.....	38
6.3.2	Flash memory Array Integrity and Margin Read specifications.....	39
6.3.3	Flash memory module life specifications.....	40
6.3.4	Data retention vs program/erase cycles.....	40
6.3.5	Flash memory AC timing specifications.....	41
6.3.6	Flash read wait state and address pipeline control settings	42
6.4	Communication interfaces.....	43
6.4.1	DSPI timing.....	43
6.4.2	FlexRay electrical specifications.....	49
6.4.2.1	FlexRay timing.....	49
6.4.2.2	TxEN.....	49
6.4.2.3	TxD.....	50
6.4.2.4	RxD.....	51
6.4.3	Ethernet switching specifications.....	52
6.4.4	SAI electrical specifications	53
6.5	Debug specifications.....	55
6.5.1	JTAG interface timing	55
6.5.2	Nexus timing.....	58
6.5.3	WKPU/NMI timing.....	60
6.5.4	External interrupt timing (IRQ pin).....	61
7	Thermal attributes.....	61
7.1	Thermal attributes.....	61
8	Dimensions.....	65
8.1	Obtaining package dimensions	65
9	Pinouts.....	66
9.1	Package pinouts and signal descriptions.....	66
10	Reset sequence.....	66
10.1	Reset sequence.....	66
10.1.1	Reset sequence duration.....	66
10.1.2	BAF execution duration.....	66
10.1.3	Reset sequence description.....	67
11	Revision History.....	69
11.1	Revision History.....	69

Table 2. MPC5746C Family Comparison - NVM Memory Map 1

Start Address	End Address	Flash block	RWW partition	MPC5744	MPC5745	MPC5746
0x01000000	0x0103FFFF	256 KB code Flash block 0	6	available	available	available
0x01040000	0x0107FFFF	256 KB code Flash block 1	6	available	available	available
0x01080000	0x010BFFFF	256 KB code Flash block 2	6	available	available	available
0x010C0000	0x010FFFFFF	256 KB code Flash block3	6	available	available	available
0x01100000	0x0113FFFF	256 KB code Flash block 4	6	not available	available	available
0x01140000	0x0117FFFF	256 KB code Flash block 5	7	not available	available	available
0x01180000	0x011BFFFF	256 KB code Flash block 6	7	not available	not available	available
0x011C0000	0x011FFFFFF	256 KB code Flash block 7	7	not available	not available	available
0x01200000	0x0123FFFF	256 KB code Flash block 8	7	not available	not available	available
0x01240000	0x0127FFFF	256 KB code Flash block 9	7	not available	not available	not available

Table 3. MPC5746C Family Comparison - NVM Memory Map 2

Start Address	End Address	Flash block	RWW partition	MPC5744B	MPC5744C
				MPC5745B	MPC5745C
				MPC5746B	MPC5746C
0x00F90000	0x00F93FFF	16 KB data Flash	2	available	available
0x00F94000	0x00F97FFF	16 KB data Flash	2	available	available
0x00F98000	0x00F9BFFF	16 KB data Flash	2	available	available
0x00F9C000	0x00F9FFFF	16 KB data Flash	2	available	available
0x00FA0000	0x00FA3FFF	16 KB data Flash	3	not available	available
0x00FA4000	0x00FA7FFF	16 KB data Flash	3	not available	available
0x00FA8000	0x00FABFFF	16 KB data Flash	3	not available	available
0x00FAC000	0x00FAFFFF	16 KB data Flash	3	not available	available

Table 4. MPC5746C Family Comparison - RAM Memory Map

Start Address	End Address	Allocated size	Description	MPC5744	MPC5745	MPC5746
0x40000000	0x40001FFF	8 KB	SRAM0	available	available	available
0x40002000	0x4000FFFF	56 KB	SRAM1	available	available	available
0x40010000	0x4001FFFF	64 KB	SRAM2	available	available	available
0x40020000	0x4002FFFF	64 KB	SRAM3	available	available	available

Table continues on the next page...

Table 6. Recommended operating conditions ($V_{DD_HV_x} = 3.3\text{ V}$) (continued)

Symbol	Parameter	Conditions ¹	Min ²	Max	Unit
T_A^8	Ambient temperature under bias	$f_{CPU} \leq 160\text{ MHz}$	-40	125	°C
T_J	Junction temperature under bias	—	-40	150	°C

1. All voltages are referred to V_{SS_HV} unless otherwise specified
2. Device will be functional down (and electrical specifications as per various datasheet parameters will be guaranteed) to the point where one of the LVD/HVD resets the device. When voltage drops outside range for an LVD/HVD, device is reset.
3. VDD_HV_FLA must be connected to VDD_HV_A when $VDD_HV_A = 3.3\text{ V}$
4. Only applicable when supplying from external source.
5. VDD_LV supply pins should never be grounded (through a small impedance). If these are not driven, they should only be left floating.
6. $VIN1_CMP_REF \leq VDD_HV_A$
7. This supply is shorted VDD_HV_A on lower packages.
8. $T_J=150^\circ\text{C}$. Assumes $T_A=125^\circ\text{C}$
 - Assumes maximum θ_{JA} of 2s2p board. See [Thermal attributes](#)

NOTE

If VDD_HV_A is in 5V range, it is necessary to use internal Flash supply 3.3V regulator. VDD_HV_FLA should not be supplied externally and should only have decoupling capacitor.

Table 7. Recommended operating conditions ($V_{DD_HV_x} = 5\text{ V}$)

Symbol	Parameter	Conditions ¹	Min ²	Max	Unit
$V_{DD_HV_A}$	HV IO supply voltage	—	4.5	5.5	V
$V_{DD_HV_B}$					
$V_{DD_HV_C}$					
$V_{DD_HV_FLA}^3$	HV flash supply voltage	—	3.15	3.6	V
$V_{DD_HV_ADC1_REF}$	HV ADC1 high reference voltage	—	3.15	5.5	V
$V_{DD_HV_ADC0}$	HV ADC supply voltage	—	max($VDD_HV_A, VDD_HV_B, VDD_HV_C$) - 0.05	5.5	V
$V_{DD_HV_ADC1}$					
$V_{SS_HV_ADC0}$	HV ADC supply ground	—	-0.1	0.1	V
$V_{SS_HV_ADC1}$					
$V_{DD_LV}^4$	Core supply voltage	—	1.2	1.32	V
$V_{IN1_CMP_REF}^{5,6}$	Analog Comparator DAC reference voltage	—	3.15	5.5 ⁵	V
I_{INJPAD}	Injected input current on any pin during overload condition	—	-3.0	3.0	mA
T_A^7	Ambient temperature under bias	$f_{CPU} \leq 160\text{ MHz}$	-40	125	°C
T_J	Junction temperature under bias	—	-40	150	°C

1. All voltages are referred to V_{SS_HV} unless otherwise specified
2. Device will be functional down (and electrical specifications as per various datasheet parameters will be guaranteed) to the point where one of the LVD/HVD resets the device. When voltage drops outside range for an LVD/HVD, device is reset.
3. When VDD_HV is in 5 V range, VDD_HV_FLA cannot be supplied externally. This pin is decoupled with C_{flash_reg} .

Table 10. Current consumption characteristics (continued)

Symbol	Parameter	Conditions ¹	Min	Typ	Max	Unit
I _{DD_BODY_2} ⁶	RUN Body Mode Profile Operating current	LV supply + HV supply + HV Flash supply + 2 x HV ADC supplies ⁴	—	—	246	mA
		T _a = 125°C ⁵	—	—	235	mA
		V _{DD_LV} = 1.25 V VDD_HV_A = 5.5V SYS_CLK = 160MHz	—	—	210	mA
I _{DD_BODY_3} ⁷	RUN Body Mode Profile Operating current	T _a = 105°C	—	—	181	mA
		T _a = 85°C	—	—	176	mA
		—	—	—	171	mA
I _{DD_BODY_4} ⁸	RUN Body Mode Profile Operating current	LV supply + HV supply + HV Flash supply + 2 x HV ADC supplies ⁴	—	—	264	mA
		T _a = 125 °C ⁵	—	—	176	mA
		V _{DD_LV} = 1.25 V VDD_HV_A = 5.5V SYS_CLK = 120MHz	—	—	171	mA
I _{DD_STOP}	STOP mode Operating current	T _a = 125 °C ⁹	—	—	49	mA
		V _{DD_LV} = 1.25 V	—	—	—	
		T _a = 105 °C	—	10.6	—	
		V _{DD_LV} = 1.25 V	—	8.1	—	
		T _a = 85 °C	—	4.6	—	
		V _{DD_LV} = 1.25 V	—	—	—	

Table continues on the next page...

5.2 DC electrical specifications @ 3.3V Range

Table 15. DC electrical specifications @ 3.3V Range

Symbol	Parameter	Value		Unit
		Min	Max	
Vih (pad_i_hv)	Pad_I_HV Input Buffer High Voltage	0.72*VDD_HV_x	VDD_HV_x + 0.3	V
Vil (pad_i_hv)	Pad_I_HV Input Buffer Low Voltage	VDD_HV_x - 0.3	0.45*VDD_HV_x	V
Vhys (pad_i_hv)	Pad_I_HV Input Buffer Hysteresis	0.11*VDD_HV_x		V
Vih_hys	CMOS Input Buffer High Voltage (with hysteresis enabled)	0.67*VDD_HV_x	VDD_HV_x + 0.3	V
Vil_hys	CMOS Input Buffer Low Voltage (with hysteresis enabled)	VDD_HV_x - 0.3	0.35*VDD_HV_x	V
Vih	CMOS Input Buffer High Voltage (with hysteresis disabled)	0.57 * VDD_HV_x ^{1, 1}	VDD_HV_x ¹ + 0.3	V
Vil	CMOS Input Buffer Low Voltage (with hysteresis disabled)	VDD_HV_x - 0.3	0.4 * VDD_HV_x ¹	V
Vhys	CMOS Input Buffer Hysteresis	0.09 * VDD_HV_x ¹		V
Pull_IIH (pad_i_hv)	Weak Pullup Current ^{2, 2} Low	15		µA
Pull_IIH (pad_i_hv)	Weak Pullup Current ^{3, 3} High		55	µA
Pull_IIL (pad_i_hv)	Weak Pulldown Current ³ Low	28		µA
Pull_IIL (pad_i_hv)	Weak Pulldown Current ² High		85	µA
Pull_loh	Weak Pullup Current ⁴	15	50	µA
Pull_lol	Weak Pulldown Current ⁵	15	50	µA
linact_d	Digital Pad Input Leakage Current (weak pull inactive)	-2.5	2.5	µA
Voh	Output High Voltage ⁶	0.8 *VDD_HV_x ¹	—	V
Vol	Output Low Voltage ⁷	—	0.2 *VDD_HV_x ¹	V
	Output Low Voltage ⁸		0.1 *VDD_HV_x	
loh_f	Full drive loh ^{9, 9} (SIUL2_MSCRn.SRC[1:0] = 11)	18	70	mA
lol_f	Full drive lol ⁹ (SIUL2_MSCRn.SRC[1:0] = 11)	21	120	mA
loh_h	Half drive loh ⁹ (SIUL2_MSCRn.SRC[1:0] = 10)	9	35	mA
lol_h	Half drive lol ⁹ (SIUL2_MSCRn.SRC[1:0] = 10)	10.5	60	mA

1. $VDD_HV_x = VDD_HV_A, VDD_HV_B, VDD_HV_C$

2. Measured when pad=0.69*VDD_HV_x

3. Measured when pad=0.49*VDD_HV_x

4. Measured when pad = 0 V

5. Measured when pad = VDD_HV_x

6. Measured when pad is sourcing 2 mA

7. Measured when pad is sinking 2 mA

8. Measured when pad is sinking 1.5 mA

9. Ioh/lol is derived from spice simulations. These values are NOT guaranteed by test.

Table 17. DC electrical specifications @ 5 V Range (continued)

Symbol	Parameter	Value		Unit
		Min	Max	
Vil (pad_i_hv)	pad_i_hv Input Buffer Low Voltage	VDD_HV_x - 0.3	0.45*VDD_HV_x	V
Vphys (pad_i_hv)	pad_i_hv Input Buffer Hysteresis	0.09*VDD_HV_x		V
Vih_hys	CMOS Input Buffer High Voltage (with hysteresis enabled)	0.65*VDD_HV_x	VDD_HV_x + 0.3	V
Vil_hys	CMOS Input Buffer Low Voltage (with hysteresis enabled)	VDD_HV_x - 0.3	0.35*VDD_HV_x	V
Vih	CMOS Input Buffer High Voltage (with hysteresis disabled)	0.55 * VDD_HV_x ^{1, 1}	VDD_HV_x ¹ + 0.3	V
Vil	CMOS Input Buffer Low Voltage (with hysteresis disabled)	VDD_HV_x - 0.3	0.40 * VDD_HV_x ¹	V
Vphys	CMOS Input Buffer Hysteresis	0.09 * VDD_HV_x ¹		V
Pull_IIH (pad_i_hv)	Weak Pullup Current ^{2, 2} Low	23		µA
Pull_IIH (pad_i_hv)	Weak Pullup Current ^{3, 3} High		82	µA
Pull_IIL (pad_i_hv)	Weak Pulldown Current ³ Low	40		µA
Pull_IIL (pad_i_hv)	Weak Pulldown Current ² High		130	µA
Pull_Ioh	Weak Pullup Current ⁴	30	80	µA
Pull_Iol	Weak Pulldown Current ⁵	30	80	µA
linact_d	Digital Pad Input Leakage Current (weak pull inactive)	-2.5	2.5	µA
Voh	Output High Voltage ⁶	0.8 * VDD_HV_x ¹	—	V
Vol	Output Low Voltage ⁷ Output Low Voltage ⁸	—	0.2*VDD_HV_x 0.1*VDD_HV_x	V
Ioh_f	Full drive Ioh ^{9, 9} (SIUL2_MSCRn.SRC[1:0] = 11)	18	70	mA
Iol_f	Full drive Iol ⁹ (SIUL2_MSCRn.SRC[1:0] = 11)	21	120	mA
Ioh_h	Half drive Ioh ⁹ (SIUL2_MSCRn.SRC[1:0] = 10)	9	35	mA
Iol_h	Half drive Iol ⁹ (SIUL2_MSCRn.SRC[1:0] = 10)	10.5	60	mA

1. $VDD_HV_x = VDD_HV_A, VDD_HV_B, VDD_HV_C$

2. Measured when pad=0.69*VDD_HV_x

3. Measured when pad=0.49*VDD_HV_x

4. Measured when pad = 0 V

5. Measured when pad = VDD_HV_x

6. Measured when pad is sourcing 2 mA

7. Measured when pad is sinking 2 mA

8. Measured when pad is sinking 1.5 mA

9. Ioh/Iol is derived from spice simulations. These values are NOT guaranteed by test.

5.5 Reset pad electrical characteristics

The device implements a dedicated bidirectional RESET pin.

Table 23. Main oscillator electrical characteristics (continued)

Symbol	Parameter	Mode	Conditions	Min	Typ	Max	Unit
	Oscillator Analog Circuit supply current	FSP	8 MHz		2.2		mA
			16 MHz		2.2		
			40 MHz		3.2		
		LCP	8 MHz		141		uA
			16 MHz		252		
			40 MHz		518		
V _{IH}	Input High level CMOS Schmitt trigger	EXT Wave	Oscillator supply=3.3	1.95			V
V _{IL}	Input low level CMOS Schmitt trigger	EXT Wave	Oscillator supply=3.3			1.25	V

1. Values are very dependent on crystal or resonator used and parasitic capacitance observed in the board.
 2. Typ value for oscillator supply 3.3 V@27 °C

6.2.2 32 kHz Oscillator electrical specifications

Table 24. 32 kHz oscillator electrical specifications

Symbol	Parameter	Condition	Min	Typ	Max	Unit
f _{osc_lo}	Oscillator crystal or resonator frequency		32		40	KHz
t _{cst}	Crystal Start-up Time ^{1,2}				2	s

1. This parameter is characterized before qualification rather than 100% tested.
 2. Proper PC board layout procedures must be followed to achieve specifications.

6.2.3 16 MHz RC Oscillator electrical specifications

Table 25. 16 MHz RC Oscillator electrical specifications

Symbol	Parameter	Conditions	Value			Unit
			Min	Typ	Max	
F _{Target}	IRC target frequency	—	—	16	—	MHz
PTA	IRC frequency variation after trimming	—	-5	—	5	%
T _{startup}	Startup time	—	—	—	1.5	us
T _{STJIT}	Cycle to cycle jitter		—	—	1.5	%
T _{L TJIT}	Long term jitter		—	—	0.2	%

NOTE

The above start up time of 1 us is equivalent to 16 cycles of 16 MHz.

6.2.4 128 KHz Internal RC oscillator Electrical specifications**Table 26. 128 KHz Internal RC oscillator electrical specifications**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
F_{oscu} ¹	Oscillator frequency	Calibrated	119	128	136.5	KHz
	Temperature dependence				600	ppm/C
	Supply dependence				18	%/V
	Supply current	Clock running			2.75	μ A
		Clock stopped			200	nA

1. Vdd=1.2 V, 1.32V, T_a =-40 C, 125 C

6.2.5 PLL electrical specifications**Table 27. PLL electrical specifications**

Parameter	Min	Typ	Max	Unit	Comments
Input Frequency	8		40	MHz	
VCO Frequency Range	600		1280	MHz	
Duty Cycle at pllclkout	48%		52%		This specification is guaranteed at PLL IP boundary
Period Jitter			See Table 28	ps	NON SSCG mode
TIE			See Table 28		at 960 M Integrated over 1MHz offset not valid in SSCG mode
Modulation Depth (Center Spread)	+/- 0.25%		+/- 3.0%		
Modulation Frequency			32	KHz	
Lock Time			60	μ s	Calibration mode

Table 28. Jitter calculation

Type of jitter	Jitter due to Supply Noise (ps) J_{SN} ¹	Jitter due to Fractional Mode (ps) J_{SDM} ²	Jitter due to Fractional Mode J_{SSCG} (ps) ³	1 Sigma Random Jitter J_{RJ} (ps) ⁴	Total Period Jitter (ps)
Period Jitter	60 ps	3% of pllclkout1,2	Modulation depth	0.1% of pllclkout1,2	+/-($J_{SN}+J_{SDM}+J_{SSCG}+N^{[4]}$ $\times J_{RJ}$)

Table continues on the next page...

Table 28. Jitter calculation (continued)

Type of jitter	Jitter due to Supply Noise (ps) J_{SN}^1	Jitter due to Fractional Mode (ps) J_{SDM}^2	Jitter due to Fractional Mode JSSCG (ps) J_{SSCG}^3	1 Sigma Random Jitter J_{RJ} (ps) J_{RJ}^4	Total Period Jitter (ps)
Long Term Jitter (Integer Mode)				40	+/-($N \times J_{RJ}$)
Long Term jitter (Fractional Mode)				100	+/-($N \times J_{RJ}$)

1. This jitter component is due to self noise generated due to bond wire inductances on different PLL supplies. The jitter value is valid for inductor value of 5nH or less each on VDD_LV and VSS_LV.
2. This jitter component is added when the PLL is working in the fractional mode.
3. This jitter component is added when the PLL is working in the Spread Spectrum Mode. Else it is 0.
4. The value of N is dependent on the accuracy requirement of the application. See [Table 29](#)

Table 29. Percentage of sample exceeding specified value of jitter

N	Percentage of samples exceeding specified value of jitter (%)
1	31.73
2	4.55
3	0.27
4	$6.30 \times 1e-03$
5	$5.63 \times 1e-05$
6	$2.00 \times 1e-07$
7	$2.82 \times 1e-10$

6.3 Memory interfaces

6.3.1 Flash memory program and erase specifications

NOTE

All timing, voltage, and current numbers specified in this section are defined for a single embedded flash memory within an SoC, and represent average currents for given supplies and operations.

[Table 30](#) shows the estimated Program/Erase times.

Table 31. Flash memory Array Integrity and Margin Read specifications (continued)

Symbol	Characteristic	Min	Typical	Max ^{1, 1}	Units ^{2, 2}
tai256kseq	Array Integrity time for sequential sequence on 256 KB block.	—	—	8192 x Tperiod x Nread	—
t _{mr16kseq}	Margin Read time for sequential sequence on 16 KB block.	73.81	—	110.7	μs
t _{mr32kseq}	Margin Read time for sequential sequence on 32 KB block.	128.43	—	192.6	μs
t _{mr64kseq}	Margin Read time for sequential sequence on 64 KB block.	237.65	—	356.5	μs
t _{mr256kseq}	Margin Read time for sequential sequence on 256 KB block.	893.01	—	1,339.5	μs

1. Array Integrity times need to be calculated and is dependent on system frequency and number of clocks per read. The equation presented require Tperiod (which is the unit accurate period, thus for 200 MHz, Tperiod would equal 5e-9) and Nread (which is the number of clocks required for read, including pipeline contribution. Thus for a read setup that requires 6 clocks to read with no pipeline, Nread would equal 6. For a read setup that requires 6 clocks to read, and has the address pipeline set to 2, Nread would equal 4 (or 6 - 2).)
2. The units for Array Integrity are determined by the period of the system clock. If unit accurate period is used in the equation, the results of the equation are also unit accurate.

6.3.3 Flash memory module life specifications


Table 32. Flash memory module life specifications

Symbol	Characteristic	Conditions	Min	Typical	Units
Array P/E cycles	Number of program/erase cycles per block for 16 KB, 32 KB and 64 KB blocks. ^{1, 1}	—	250,000	—	P/E cycles
	Number of program/erase cycles per block for 256 KB blocks. ^{2, 2}	—	1,000	250,000	P/E cycles
Data retention	Minimum data retention.	Blocks with 0 - 1,000 P/E cycles.	50	—	Years
		Blocks with 100,000 P/E cycles.	20	—	Years
		Blocks with 250,000 P/E cycles.	10	—	Years

1. Program and erase supported across standard temperature specs.
2. Program and erase supported across standard temperature specs.

6.3.4 Data retention vs program/erase cycles

Graphically, Data Retention versus Program/Erase Cycles can be represented by the following figure. The spec window represents qualified limits. The extrapolated dotted line demonstrates technology capability, however is beyond the qualification limits.



6.3.5 Flash memory AC timing specifications

Table 33. Flash memory AC timing specifications

Symbol	Characteristic	Min	Typical	Max	Units
t_{psus}	Time from setting the MCR-PSUS bit until MCR-DONE bit is set to a 1.	—	9.4 plus four system clock periods	11.5 plus four system clock periods	μs
t_{esus}	Time from setting the MCR-ESUS bit until MCR-DONE bit is set to a 1.	—	16 plus four system clock periods	20.8 plus four system clock periods	μs
t_{res}	Time from clearing the MCR-ESUS or PSUS bit with EHV = 1 until DONE goes low.	—	—	100	ns
t_{done}	Time from 0 to 1 transition on the MCR-EHV bit initiating a program/erase until the MCR-DONE bit is cleared.	—	—	5	ns
t_{dones}	Time from 1 to 0 transition on the MCR-EHV bit aborting a program/erase until the MCR-DONE bit is set to a 1.	—	16 plus four system clock periods	20.8 plus four system clock periods	μs

Table continues on the next page...

Table 33. Flash memory AC timing specifications (continued)

Symbol	Characteristic	Min	Typical	Max	Units
t_{drcv}	Time to recover once exiting low power mode.	16 plus seven system clock periods.	—	45 plus seven system clock periods	μs
$t_{aistart}$	Time from 0 to 1 transition of UT0-AIE initiating a Margin Read or Array Integrity until the UT0-AID bit is cleared. This time also applies to the resuming from a suspend or breakpoint by clearing AISUS or clearing NAIBP	—	—	5	ns
t_{aistop}	Time from 1 to 0 transition of UT0-AIE initiating an Array Integrity abort until the UT0-AID bit is set. This time also applies to the UT0-AISUS to UT0-AID setting in the event of a Array Integrity suspend request.	—	—	80 plus fifteen system clock periods	ns
t_{mrstop}	Time from 1 to 0 transition of UT0-AIE initiating a Margin Read abort until the UT0-AID bit is set. This time also applies to the UT0-AISUS to UT0-AID setting in the event of a Margin Read suspend request.	10.36 plus four system clock periods	—	20.42 plus four system clock periods	μs

6.3.6 Flash read wait state and address pipeline control settings

The following table describes the recommended RWSC and APC settings at various operating frequencies based on specified intrinsic flash access times of the flash module controller array at 125 °C.

Table 34. Flash Read Wait State and Address Pipeline Control Combinations

Flash frequency	RWSC setting	APC setting
0 MHz < fFlash <= 33 MHz	0	0
33 MHz < fFlash <= 100 MHz	2	1
100 MHz < fFlash <= 133 MHz	3	1
133 MHz < fFlash <= 160 MHz	4	1

6.4 Communication interfaces

6.4.1 DSPI timing

Table 35. DSPI electrical specifications

No	Symbol	Parameter	Conditions	High Speed Mode		Low Speed mode		Unit
				Min	Max	Min	Max	
1	t_{SCK}	DSPI cycle time	Master (MTFE = 0)	25	—	50	—	ns
			Slave (MTFE = 0)	40	—	60	—	
2	t_{CSC}	PCS to SCK delay	—	16	—	—	—	ns
3	t_{ASC}	After SCK delay	—	16	—	—	—	ns
4	t_{SDC}	SCK duty cycle	—	$t_{SCK}/2 - 10$	$t_{SCK}/2 + 10$	—	—	ns
5	t_A	Slave access time	\overline{SS} active to SOUT valid	—	40	—	—	ns
6	t_{DIS}	Slave SOUT disable time	\overline{SS} inactive to SOUT High-Z or invalid	—	10	—	—	ns
7	t_{PCSC}	PCSx to PCSS time	—	13	—	—	—	ns
8	t_{PASC}	PCSS to PCSx time	—	13	—	—	—	ns
9	t_{SUI}	Data setup time for inputs	Master (MTFE = 0)	NA	—	20	—	ns
			Slave	2	—	2	—	
			Master (MTFE = 1, CPHA = 0)	15	—	8 ^{1, 1}	—	
			Master (MTFE = 1, CPHA = 1)	15	—	20	—	
10	t_{HI}	Data hold time for inputs	Master (MTFE = 0)	NA	—	-5	—	ns
			Slave	4	—	4	—	
			Master (MTFE = 1, CPHA = 0)	0	—	11 ¹	—	
			Master (MTFE = 1, CPHA = 1)	0	—	-5	—	
11	t_{SUO}	Data valid (after SCK edge)	Master (MTFE = 0)	—	NA	—	4	ns
			Slave	—	15	—	23	
			Master (MTFE = 1, CPHA = 0)	—	4	—	16 ¹	
			Master (MTFE = 1, CPHA = 1)	—	4	—	4	

Table continues on the next page...




Figure 18. TxEN signal propagation delays

6.4.2.3 TxD





Figure 19. TxD Signal

Table 39. TxD output characteristics

Name	Description ¹	Min	Max	Unit
dCCT _{xAsym}	Asymmetry of sending CC @ 25 pF load (=dCCTxD50% - 100 ns)	-2.45	2.45	ns
dCCTxD _{RISE25} +dCCTxD _{FALL25}	Sum of Rise and Fall time of TxD signal at the output	—	9 ²	ns

Table continues on the next page...

**Figure 30. Nexus TDI, TMS, TDO timing**

6.5.3 WKPU/NMI timing

Table 47. WKPU/NMI glitch filter

No.	Symbol	Parameter	Min	Typ	Max	Unit
1	W_{FNMI}	NMI pulse width that is rejected	—	—	20	ns
2	$W_{NFNMI}D$	NMI pulse width that is passed	400	—	—	ns

6.5.4 External interrupt timing (IRQ pin)

Table 48. External interrupt timing specifications

No.	Symbol	Parameter	Conditions	Min	Max	Unit
1	t_{IPWL}	IRQ pulse width low	—	3	—	t_{CYC}
2	t_{IPWH}	IRQ pulse width high	—	3	—	t_{CYC}
3	t_{ICYC}	IRQ edge to edge time	—	6	—	t_{CYC}

These values applies when IRQ pins are configured for rising edge or falling edge events, but not both.




Figure 31. External interrupt timing

7 Thermal attributes

7.1 Thermal attributes

Board type	Symbol	Description	176LQFP	Unit	Notes
Single-layer (1s)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	50.7	°C/W	11, 22
Four-layer (2s2p)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	24.2	°C/W	1, 2, 33
Single-layer (1s)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	38.1	°C/W	1, 3

Table continues on the next page...

Board type	Symbol	Description	100 MAPBGA	Unit	Notes
—	$R_{\theta JB}$	Thermal resistance, junction to board	10.8	°C/W	44
—	$R_{\theta JC}$	Thermal resistance, junction to case	8.2	°C/W	55
—	Ψ_{JT}	Thermal characterization parameter, junction to package top outside center (natural convection)	0.2	°C/W	66
—	Ψ_{JB}	Thermal characterization parameter, junction to package bottom outside center (natural convection)	7.8	°C/W	77

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.
3. Per JEDEC JESD51-6 with the board horizontal
4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.
7. Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

8 Dimensions

8.1 Obtaining package dimensions

Package dimensions are provided in package drawing.

To find a package drawing, go to www.nxp.com and perform a keyword search for the drawing's document number:

Package	NXP Document Number
100 MAPBGA	98ASA00802D

Table continues on the next page...

10.1.2 BAF execution duration

Following table specifies the typical BAF execution time in case BAF boot header is present at first location (Typical) and last location (worst case). Total Boot time is the sum of reset sequence duration and BAF execution time.

Table 50. BAF execution duration

BAF execution duration	Min	Typ	Max	Unit
BAF execution time (boot header at first location)	—	200	—	μs
BAF execution time (boot header at last location)	—	—	320	μs

10.1.3 Reset sequence description

The figures in this section show the internal states of the device during the five different reset sequences. The dotted lines in the figures indicate the starting point and the end point for which the duration is specified in .

With the beginning of DRUN mode, the first instruction is fetched and executed. At this point, application execution starts and the internal reset sequence is finished.

The following figures show the internal states of the device during the execution of the reset sequence and the possible states of the RESET_B signal pin.

NOTE

RESET_B is a bidirectional pin. The voltage level on this pin can either be driven low by an external reset generator or by the device internal reset circuitry. A high level on this pin can only be generated by an external pullup resistor which is strong enough to overdrive the weak internal pulldown resistor. The rising edge on RESET_B in the following figures indicates the time when the device stops driving it low. The reset sequence durations given in are applicable only if the internal reset sequence is not prolonged by an external reset generator keeping RESET_B asserted low beyond the last Phase3.

Revision History

Table 51. Revision History (continued)

Rev. No.	Date	Substantial Changes
		<ul style="list-style-type: none"> • In section: Reset pad electrical characteristics <ul style="list-style-type: none"> • Revised table, Reset electrical characteristics • Deleted note, There are some specific ports that supports TTL functionality. These ports are, PB[4], PB[5], PB[6], PB[7], PB[8], PB[9], PD[0], PD[1], PD[2], PD[3], PD[4], PD[5], PD[6], PD[7], PD[8], PD[9], PD[10], and PD[11]. • In section: PORST electrical specifications <ul style="list-style-type: none"> • In table: PORST electrical specifications <ul style="list-style-type: none"> • Updated 'Min' value for W_{NPORST} • In section: Peripheral operating requirements and behaviours <ul style="list-style-type: none"> • Changed section title from Input impedance and ADC accuracy to Input equivalent circuit and ADC conversion characteristics. • Revised table: ADC conversion characteristics (for 12-bit) and ADC conversion characteristics (for 10-bit) • Removed table, ADC supply configurations. • In section: Analogue Comparator (CMP) electrical specifications <ul style="list-style-type: none"> • In table: Comparator and 6-bit DAC electrical specifications <ul style="list-style-type: none"> • Updated 'Max' value of I_{DDLS} • Updated 'Min' and 'Max' for V_{AIO} and DNL • Updated 'Descripton' 'Min' 'Max' od V_H • Updated row for t_{DHS} • Added row for t_{DLS} • Removed row for V_{CMPOh} and V_{CMPOl} • In section: Clocks and PLL interfaces modules <ul style="list-style-type: none"> • In table: Main oscillator electrical characteristics <ul style="list-style-type: none"> • V_{XOSCHS}: Removed values for 4 MHz. • $T_{XOSCHSSU}$: Updated range to 8-40 MHz. • In table: 16 MHz RC Oscillator electrical specifications <ul style="list-style-type: none"> • Updated 'Max' for $T_{startup}$ and T_{LTJIT} • Removed $F_{Untrimmed}$ row • In table: 128 KHz Internal RC oscillator electrical specifications <ul style="list-style-type: none"> • Fosc: Removed Uncaliberated 'Condition' and updated 'Min', 'Typ', and 'Max' for Caliberated condition • Fosc: Updated 'Temperature dependence' and 'Supply dependence' Max values • In table: PLL electrical specifications <ul style="list-style-type: none"> • Removed entries for Input Clock Low Level, Input Clock High Level, Power consumption, Regulator Maximum Output Current, Analog Supply, Digital Supply (V_{DD_LV}), Modulation Depth (Down Spread), PLL reset assertion time, and Power Consumption • Removed 'Typ' value for Duty Cycle at $pllckout$ • Removed 'Min' value for Lock Time in calibration mode. • In table: Jitter calculation <ul style="list-style-type: none"> • Added 1 Sigma Random Jitter and Total Period Jitter values for Long Term Jitter (Interger and Fractional Mode) rows.
		<ul style="list-style-type: none"> • In section Flash read wait state and address pipeline control settings <ul style="list-style-type: none"> • In Flash Read Wait State and Address Pipeline Control: Updated APC for 40 MHz. • Removed section: On-chip peripherals

Table continues on the next page...

Table 51. Revision History (continued)

Rev. No.	Date	Substantial Changes
		<ul style="list-style-type: none">• In section, Thermal attributes<ul style="list-style-type: none">• Added table for 100 MAPBGA• In section Obtaining package dimensions<ul style="list-style-type: none">• Updated package details for 100 MAPBGA• Editorial updates throughout including correction of various module names.

Table continues on the next page...