



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	e200z4
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, Ethernet, FlexRay, I ² C, LINbus, SPI
Peripherals	DMA, I ² S, POR, WDT
Number of I/O	129
Program Memory Size	3MB (3M × 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	384K x 8
Voltage - Supply (Vcc/Vdd)	3.15V ~ 5.5V
Data Converters	A/D 36x10b, 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP Exposed Pad
Supplier Device Package	176-LQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5746bbk1amku2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1 Block diagram



Figure 1. MPC5746C block diagram

2 Family comparison

The following table provides a summary of the different members of the MPC5746C family and their proposed features. This information is intended to provide an understanding of the range of functionality offered by this family. For full details of all of the family derivatives please contact your marketing representative.

NOTE

All optional features (Flash memory, RAM, Peripherals) start with lowest number or address (e.g., FlexCAN0) and end at highest available number or address (e.g., MPC574xB/C have 6 CAN, ending with FlexCAN5).

Feature	MPC5745B	MPC5744B	MPC5746B	MPC5744C	MPC5745C	MPC5746C
CPUs	e200z4	e200z4	e200z4	e200z4	e200z4	e200z4
				e200z2	e200z2	e200z2
FPU	e200z4	e200z4	e200z4	e200z4	e200z4	e200z4
Maximum	160MHz (Z4)	160MHz (Z4)	160MHz (Z4)	160MHz (Z4)	160MHz (Z4)	160MHz (Z4)
Operating Frequency ²				80MHz (Z2)	80MHz (Z2)	80MHz (Z2)
Flash memory	2 MB	1.5 MB	3 MB	1.5 MB	2 MB	3 MB
EEPROM support	E	Emulated up to 64	<	Emulated up to 64K		
RAM	256 KB	192 KB	384 KB	192 KB	256 KB	384 KB
			(Optional 512KB) ^{3, 3}			(Optional 512KB) ³
ECC			End t	o End		
SMPU			16 e	entry		
DMA			32 ch	annels		
10-bit ADC	36 Standard channels					
			32 Externa	al channels		
12-bit ADC			15 Precisio	n channels		
			16 Standar	d channels		
Analog Comparator			;	3		
BCTU				1		
SWT		1, SWT[0] ⁴			2 ⁴	
STM		1, STM[0]			2	
PIT-RTI			16 chan	nels PIT		
			1 chanr	nels RTI		
RTC/API			-	1		
Total Timer I/O ⁵			64 ch	annels		
			16-	bits		
LINFlexD		1			1	
	Master and	Slave (LINFlexD[0 (LINFlexD[1:11])), 11 Master	Master and	Slave (LINFlexD[0 (LINFlexD[1:15])), 15 Master
FlexCAN	6 with optional	CAN FD support	(FlexCAN[0:5])	8 with optional	CAN FD support	(FlexCAN[0:7])
DSPI/SPI			4 x [DSPI		
		4 x SPI				

Table 1. MPC5746C Family Comparison1

Table continues on the next page...

3.2 Ordering Information

Example	Code	PC 57	4	6	С	Ş	К0	М	MJ	6	R
·	Qualification Status								1	1	1
	Power Architecture										
	Automotive Platform										
	Core Version										
Flash Size (core dependent)											
Product											
Optional fields											
	Fab and mask indicator										
	Temperature spec.										
	Package Code]		
	CPU Frequency										
R = Ta	pe & Reel (blank if Tray)										
	Due due 6 Manual au		-				D -	- 1	0		
Qualification Status	Product version	Fab and i	nask v Sab	versic	on indi	icator	Pa	CKage		ED	
S = Automotive qualified	B = Single core	#(0,1,etc.) = Version of the maskset, like rev. 0=0N65H			M.	MJ = 256 MAPBGA					
	C = Dual core				M	MN = 324 MAPBGA					
PC = Power Architecture		maeneeu,					Μ	H = 10	OMAPB	GA	
Automotive Platform		Temperat	ure sp	bec.			СР	U Fre	quency		
57 = Power Architecture in 55nm	Omtion of tiolds	C = -40.C	to +85	5.C Ta			2 =	- 74 0	nerates	unto	120 MHz
	Optional fields	V = -40.C	to +10)5.C T	a		6-	74 01	nerates	unto	160 MHz
Core Version	Blank = No optional feature	M = -40.C	to +12	25.0	a		0 -		sciales	upto	100 1012
4 = e200z4 Core version (highest	S = HSM (Security Module)										
cores)	F = CAN FD										
,	B = HSM + CAN FD						Sh	ipping	Metho	d	
Flash Memory Size	R = 512K RAM						H =	= lape	and ree		
4 = 1.5 MB	T = HSM + 512K RAM						Dia		lay		
5 = 2 MB	G* = CAN FD + 512K RAM										
6 = 3 MB	H* = HSM + CAN FD + 512K RAM										
	[•] G and H for 5746 B/C only										
Note: Not all part number con	nbinations are available as produ	ction produ	ıct								
		enon prout									

4 General

4.1 Absolute maximum ratings

NOTE

Functional operating conditions appear in the DC electrical characteristics. Absolute maximum ratings are stress ratings only, and functional operation at the maximum values is not guaranteed. See footnotes in Table 5 for specific conditions

- 4. VDD_LV supply pins should never be grounded (through a small impedance). If these are not driven, they should only be left floating
- 5. VIN1_CMP_REF \leq VDD_HV_A
- 6. This supply is shorted VDD_HV_A on lower packages.
- 7. $T_J=150^{\circ}C$. Assumes $T_A=125^{\circ}C$
 - Assumes maximum θJA of 2s2p board. See Thermal attributes

4.3 Voltage regulator electrical characteristics

The voltage regulator is composed of the following blocks:

- Choice of generating supply voltage for the core area.
 - Control of external NPN ballast transistor
 - Generating core supply using internal ballast transistor
 - Connecting an external 1.25 V (nominal) supply directly without the NPN ballast
- Internal generation of the 3.3 V flash supply when device connected in 5V applications
- External bypass of the 3.3 V flash regulator when device connected in 3.3V applications
- Low voltage detector low threshold (LVD_IO_A_LO) for V_{DD_HV_IO_A supply}
- Low voltage detector high threshold (LVD_IO_A_Hi) for V_{DD_HV_IO_A} supply
- Low voltage detector (LVD_FLASH) for 3.3 V flash supply (VDD_HV_FLA)
- Various low voltage detectors (LVD_LV_x)
- High voltage detector (HVD_LV_cold) for 1.2 V digital core supply (VDD_LV)
- Power on Reset (POR_LV) for 1.25 V digital core supply (VDD_LV)
- Power on Reset (POR_HV) for 3.3 V to 5 V supply (VDD_HV_A)

The following bipolar transistors¹ are supported, depending on the device performance requirements. As a minimum the following must be considered when determining the most appropriate solution to maintain the device under its maximum power dissipation capability: current, ambient temperature, mounting pad area, duty cycle and frequency for Idd, collector voltage, etc

^{1.} BCP56, MCP68 and MJD31are guaranteed ballasts.





Figure 2. Voltage regulator capacitance connection

NOTE

On BGA, VSS_LV and VSS_HV have been joined on substrate and renamed as VSS.

Table 8.	Voltage regulator	electrical	specifications
	U U		-

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
C _{fp_reg} 1	External decoupling / stability capacitor	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	1.32	2.2 ²	3	μF
	Combined ESR of external capacitor	_	0.001	_	0.03	Ohm
C _{lp/ulp_reg}	External decoupling / stability capacitor for internal low power regulators	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	0.8	1	1.4	μF
	Combined ESR of external capacitor	_	0.001	—	0.1	Ohm
C _{be_fpreg} ³	Capacitor in parallel to base-	BCP68 and BCP56		3.3		nF
	emitter	MJD31		4.7		

General

- 5. 1. For VDD_HV_x, 1µf on each side of the chip
 - a. 0.1 μ f close to each VDD/VSS pin pair.
 - b. 10 μf near for each power supply source
 - c. For VDD_LV, 0.1uf close to each VDD/VSS pin pair is required. Depending on the the selected regulation mode, this amount of capacitance will need to be subtracted from the total capacitance required by the regulator for e.g., as specified by CFP_REG parameter.
 - For VDD_LV, 0.1uf close to each VDD/VSS pin pair is required. Depending on the the selected regulation mode, this
 amount of capacitance will need to be subtracted from the total capacitance required by the regulator for e.g., as
 specified by CFP_REG parameter
- 6. Only applicable to ADC1
- 7. In external ballast configuration the following must be ensured during power-up and power-down (Note: If V_{DD_HV_BALLAST} is supplied from the same source as VDD_HV_A this condition is implicitly met):
 - During power-up, V_{DD_HV_BALLAST} must have met the min spec of 2.25V before VDD_HV_A reaches the POR_HV_RISE min of 2.75V.
 - During power-down, $V_{DD_HV_BALLAST}$ must not drop below the min spec of 2.25V until VDD_HV_A is below POR_HV_FALL min of 2.7V.

NOTE

For a typical configuration using an external ballast transistor with separate supply for VDD_HV_A and the ballast collector, a bulk storage capacitor (as defined in Table 8) is required on VDD_HV_A close to the device pins to ensure a stable supply voltage.

Extra care must be taken if the VDD_HV_A supply is also being used to power the external ballast transistor or the device is running in internal regulation mode. In these modes, the inrush current on device Power Up or on exit from Low Power Modes is significant and may case the VDD_HV_A voltage to drop resulting in an LVD reset event. To avoid this, the board layout should be optimized to reduce common trace resistance or additional capacitance at the ballast transistor collector (or VDD_HV_A pins in the case of internal regulation mode) is required. NXP recommends that customers simulate the external voltage supply circuitry.

In all circumstances, the voltage on VDD_HV_A must be maintained within the specified operating range (see Recommended operating conditions) to prevent LVD events.

4.4 Voltage monitor electrical characteristics

Table 9.	Voltage	monitor	electrical	characteristics
----------	---------	---------	------------	-----------------

Symbol	Parameter	State	Conditions	Co	Configuration			Threshold				
				Power Up	Mask Opt ^{2, 2}	Reset Type	Min	Тур	Max	V		
V _{POR_LV}	LV supply power	Fall	Untrimmed	Yes	No	Destructi	0.930	0.979	1.028	V		
	on reset detector		Trimmed			ve	-	-	-	V		
		Rise	Untrimmed	-			0.980	1.029	1.078	V		
			Trimmed				-	-	-	V		
V _{HVD_LV_col}	LV supply high	Fall	Untrimmed	d No Yes Fund		Function	Disabled	at Start				
d	voltage		Trimmed			al	1.325	1.345	1.375	V		
	detecting at	Rise	Untrimmed				Disabled	at Start	1			
	device pin		Trimmed				1.345	1.365	1.395	V		
V _{LVD_LV_PD}	LV supply low	Fall	Untrimmed	Yes	No De	Destructi	1.0800	1.1200	1.1600	V		
2_hot	voltage monitoring, detecting on the		Trimmed			ve	1.1250	1.1425	1.1600	V		
		Rise	Untrimmed				1.1000	1.1400	1.1800	V		
	PD2 core (hot) area		Trimmed				1.1450	1.1625	1.1800	V		
V _{LVD_LV_PD}	LV supply low	Fall	Untrimmed	Yes	No	Destructi	1.0800	1.1200	1.1600	V		
1_hot (BGFP)	voltage		Trimmed			ve	1.1140	1.1370	1.1600	V		
C	detecting on the	Rise	Untrimmed				1.1000	1.140	1.1800	V		
	PD1 core (hot) area		Trimmed				1.1340	1.1570	1.1800	V		
V _{LVD_LV_PD}	LV supply low	Fall	Untrimmed	Yes	No	No [Destructi	1.0800	1.1200	1.1600	V	
0_hot (BGFP)	P) Voltage		Trimmed			ve	1.1140	1.1370	1.1600	V		
	detecting on the	Rise	Untrimmed				1.1000	1.1400	1.1800	V		
	PD0 core (hot) area		Trimmed				1.1340	1.1570	1.1800	V		
V _{POR_HV}	HV supply power	Fall	Untrimmed	Yes	No	Destructi	2.7000	2.8500	3.0000	V		
	on reset detector		Trimmed			ve	-	-	-	V		
		Rise	Untrimmed				2.7500	2.9000	3.0500	V		
			Trimmed				-	-	-	V		
V _{LVD_IO_A_L}	HV IO_A supply	Fall	Untrimmed	Yes	No	Destructi	2.7500	2.9230	3.0950	V		
0 ^{3, 3}	low voltage		Trimmed			ve	2.9780	3.0390	3.1000	V		
	range	Rise	Untrimmed				2.7800	2.9530	3.1250	V		
			Trimmed				3.0080	3.0690	3.1300	V		
V _{LVD_IO_A_H}	HV IO_A supply	Fall	Trimmed	No	Yes	Destructi	Disabled	at Start				
1 [°]	low voltage	low voltage				ve	4.0600	4.151	4.2400	V		
	monitoring - high range	range F	monitoring - high range	Rise	Trimmed				Disabled	l at Start		
								4.1150	4.2010	4.3000	V	

General

Symbol	Parameter	Conditions ¹	Min	Тур	Max	Unit
IDD_HV_ADC_REF ^{10,}	ADC REF Operating current	T _a = 125 °C ⁵		200	400	μA
11, 11		2 ADCs operating at 80 MHz				
		$V_{DD_{HV}ADC_{REF}} = 5.5 V$				
		T _a = 105 °C	_	200	_	
		2 ADCs operating at 80 MHz				
		$V_{DD_HV_ADC_REF} = 5.5 V$				
		T _a = 85 °C	_	200	_	
		2 ADCs operating at 80 MHz				
		$V_{DD_{HV}ADC_{REF}} = 5.5 V$				
		T _a = 25 °C	_	200	_	
		2 ADCs operating at 80 MHz				
		$V_{DD_{HV}ADC_{REF}} = 3.6 V$				
I _{DD_HV_ADCx} ¹¹	ADC HV Operating current	T _a = 125 °C ⁵	-	1.2	2	mA
		ADC operating at 80 MHz				
		$V_{DD_HV_ADC} = 5.5 V$				
		T _a = 25 °C	—	1	2	
		ADC operating at 80 MHz				
		$V_{DD_HV_ADC} = 3.6 V$				
IDD_HV_FLASH ¹²	Flash Operating current during read	T _a = 125 °C ⁵	—	40	45	mA
	access	3.3 V supplies				
		160 MHz frequency				
		T _a = 105 °C	—	40	45	
		3.3 V supplies				
		160 MHz frequency				
		T _a = 85 °C	—	40	45	
		3.3 V supplies				
		160 MHz frequency				

Table 10. Current consumption characteristics (continued)

- 1. The content of the Conditions column identifies the components that draw the specific current.
- Single e200Z4 core cache disabled @80 MHz, no FlexRay, no ENET, 2 x CAN, 8 LINFlexD, 2 SPI, ADC0 and 1 used constantly, no HSM, Memory: 2M flash, 128K RAM RUN mode, Clocks: FIRC on, XOSC, PLL on, SIRC on for TOD, no 32KHz crystal (TOD runs off SIRC).
- 3. Recommended Transistors:MJD31 @ 85°C, 105°C and 125°C. In case of internal ballast mode, it is expected that the external ballast is not mounted and BAL_SELECT_INT pin is tied to VDD_HV_A supply on board. Internal ballast can be used for all use cases with current consumption upto 150mA
- 4. The power consumption does not consider the dynamic current of I/Os
- 5. Tj=150°C. Assumes Ta=125°C
 - Assumes maximum θJA of 2s2p board. SeeThermal attributes
- e200Z4 core, 160MHz, cache enabled; e200Z2 core, 80MHz, no FlexRay, no ENET, 7 CAN, 16 LINFlexD, 4 SPI, 1x ADC used constantly, includes HSM at start-up / periodic use, Memory: 3M flash, 256K RAM, Clocks: FIRC on, XOSC on, PLL on, SIRC on, no 32KHz crystal
- e200Z4 core, 120MHz, cache enabled; e200Z2 core, 60MHz; no FlexRay, no ENET, 7 CAN, 16 LINFlexD, 4 SPI, 1x ADC used constantly, includes HSM at start-up / periodic use, Memory: 3M flash, 128K RAM, Clocks: FIRC on, XOSC on, PLL on, SIRC on, no 32KHz crystal

Analog

6.1.1.1 Input equivalent circuit and ADC conversion characteristics



Figure 6. Input equivalent circuit

NOTE

The ADC performance specifications are not guaranteed if two ADCs simultaneously sample the same shared channel.

Table 20. ADC conversion characteristics (for 12-bit)

Symbol	Parameter	Conditions	Min	Typ ¹	Max	Unit
f _{CK}	ADC Clock frequency (depends on ADC configuration) (The duty cycle depends on AD_CK ² frequency)	—	15.2	80	80	MHz
f _s	Sampling frequency	80 MHz	—	—	1.00	MHz
t _{sample}	Sample time ³	80 MHz@ 100 ohm source impedance	250	—	—	ns
t _{conv}	Conversion time ⁴	80 MHz	700	—	—	ns
t _{total_conv}	Total Conversion time t _{sample} + t _{conv} (for standard and extended channels)	80 MHz	1.5 ⁵	_	_	μs
	Total Conversion time t _{sample} + t _{conv} (for precision channels)		1	—	—	
C _S ^{6, 6}	ADC input sampling capacitance	—	_	3	5	pF
C _{P1} ⁶	ADC input pin capacitance 1	—		—	5	pF
C _{P2} ⁶	ADC input pin capacitance 2	—	_	—	0.8	pF
R _{SW1} ⁶	Internal resistance of analog	V_{REF} range = 4.5 to 5.5 V		_	0.3	kΩ
	source	V_{REF} range = 3.15 to 3.6 V			875	Ω

Table continues on the next page...

Symbol	Parameter	Conditions	Min	Typ ¹	Max	Unit
t _{conv}	Conversion time ⁴	80 MHz	550	—	—	ns
t _{total_conv}	Total Conversion time tsample + tconv (for standard channels)	80 MHz	1			μs
	Total Conversion time tsample + tconv (for extended channels)		1.5	_		
C _S ⁵	ADC input sampling capacitance	—	_	3	5	pF
C _{P1} ⁵	ADC input pin capacitance 1	—	_	—	5	pF
C _{P2} ⁵	ADC input pin capacitance 2	—		—	0.8	pF
R _{SW1} ⁵	Internal resistance of analog	V_{REF} range = 4.5 to 5.5 V	_	—	0.3	kΩ
	source	V_{REF} range = 3.15 to 3.6 V	_	—	875	Ω
R _{AD} ⁵	Internal resistance of analog source	_	—	_	825	Ω
INL	Integral non-linearity	—	-2	—	2	LSB
DNL	Differential non-linearity	—	-1	—	1	LSB
OFS	Offset error	—	-4	—	4	LSB
GNE	Gain error	—	-4	—	4	LSB
ADC Analog Pad	Max leakage (standard channel)	150 °C		—	2500	nA
INL DNL OFS GNE ADC Analog Pad (pad going to one ADC)	Max positive/negative injection		-5	—	5	mA
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Max leakage (standard channel)	105 °C _{TA}		5	2 1 4 2500 5 250 4	nA
TUE _{standard/extended}	Total unadjusted error for standard	Without current injection	-4	+/-3	4	LSB
channels	channels	With current injection ⁶		+/-4		LSB
t _{recovery}	STOP mode to Run mode recovery time				< 1	μs

 Table 21. ADC conversion characteristics (for 10-bit) (continued)

- Active ADC Input, VinA < [min(ADC_ADV, IO_Supply_A,B,C)]. Violation of this condition would lead to degradation of ADC performance. Please refer to Table: 'Absolute maximum ratings' to avoid damage. Refer to Table: 'Recommended operating conditions' for required relation between IO_supply_A, B, C and ADC_Supply.
- 2. The internally generated clock (known as AD_clk or ADCK) could be same as the peripheral clock or half of the peripheral clock based on register configuration in the ADC.
- During the sample time the input capacitance C_S can be charged/discharged by the external source. The internal
 resistance of the analog source must allow the capacitance to reach its final voltage level within t_{sample}. After the end of the
 sample time t_{sample}, changes of the analog input voltage have no effect on the conversion result. Values for the sample
 clock t_{sample} depend on programming.
- 4. This parameter does not include the sample time t_{sample}, but only the time for determining the digital result and the time to load the result register with the conversion result.
- 5. See Figure 65
- 6. Current injection condition for ADC channels is defined for an inactive ADC channel (on which conversion is NOT being performed), and this occurs when voltage on the ADC pin exceeds the I/O supply or ground. However, absolute maximum voltage spec on pad input (VINA, see Table: Absolute maximum ratings) must be honored to meet TUE spec quoted here

6.2 Clocks and PLL interfaces modules

6.2.1 Main oscillator electrical characteristics

This device provides a driver for oscillator in pierce configuration with amplitude control. Controlling the amplitude allows a more sinusoidal oscillation, reducing in this way the EMI. Other benefits arises by reducing the power consumption. This Loop Controlled Pierce (LCP mode) requires good practices to reduce the stray capacitance of traces between crystal and MCU.

An operation in Full Swing Pierce (FSP mode), implemented by an inverter is also available in case of parasitic capacitances and cannot be reduced by using crystal with high equivalent series resistance. For this mode, a special care needs to be taken regarding the serial resistance used to avoid the crystal overdrive.

Other two modes called External (EXT Wave) and disable (OFF mode) are provided. For EXT Wave, the drive is disabled and an external source of clock within CMOS level based in analog oscillator supply can be used. When OFF, EXTAL is pulled down by 240 Kohms resistor and the feedback resistor remains active connecting XTAL through EXTAL by 1M resistor.



6.3.5 Flash memory AC timing specifications Table 33. Flash memory AC timing specifications

Symbol	Characteristic	Min	Typical	Max	Units
t _{psus}	Time from setting the MCR-PSUS bit until MCR-DONE bit is set to a 1.	_	9.4 plus four system clock periods	11.5 plus four system clock periods	μs
t _{esus}	Time from setting the MCR-ESUS bit until MCR-DONE bit is set to a 1.	_	16 plus four system clock periods	20.8 plus four system clock periods	μs
t _{res}	Time from clearing the MCR-ESUS or PSUS bit with EHV = 1 until DONE goes low.	—	_	100	ns
t _{done}	Time from 0 to 1 transition on the MCR-EHV bit initiating a program/erase until the MCR-DONE bit is cleared.	—	_	5	ns
t _{dones}	Time from 1 to 0 transition on the MCR-EHV bit aborting a program/erase until the MCR-DONE bit is set to a 1.		16 plus four system clock periods	20.8 plus four system clock periods	μs

No	Symbol	Parameter	Conditions	High Speed Mode		low Speed mode		Unit
				Min	Мах	Min	Мах	
12	t _{HO}	Data hold time for outputs	Master (MTFE = 0)	NA	_	-2	_	ns
			Slave	4	—	6	—	
			Master (MTFE = 1, CPHA = 0)	-2	—	10 ¹	—	
			Master (MTFE = 1, CPHA = 1)	-2		-2	—	

Table 35. DSPI electrical specifications (continued)

1. SMPL_PTR should be set to 1

NOTE

Restriction For High Speed modes

- DSPI2, DSPI3, SPI1 and SPI2 will support 40MHz Master mode SCK
- DSPI2, DSPI3, SPI1 and SPI2 will support 25MHz Slave SCK frequency
- Only one {SIN,SOUT and SCK} group per DSPI/SPI will support high frequency mode
- For Master mode MTFE will be 1 for high speed mode
- For high speed slaves, their master have to be in MTFE=1 mode or should be able to support 15ns tSUO delay

NOTE

For numbers shown in the following figures, see Table 35

Table 36.	Continuous	SCK	timing
-----------	------------	-----	--------

Spec	Characteristics	Pad Drive/Load	Value	
			Min	Мах
tSCK	SCK cycle timing	strong/50 pF	100 ns	-
-	PCS valid after SCK	strong/50 pF	-	15 ns
-	PCS valid after SCK	strong/50 pF	-4 ns	-

Table 37.	DSPI high	speed	mode	l/Os
-----------	-----------	-------	------	------

DSPI	High speed SCK	High speed SIN	High speed SOUT
DSPI2	GPIO[78]	GPIO[76]	GPIO[77]
DSPI3	GPIO[100]	GPIO[101]	GPIO[98]
SPI1	GPIO[173]	GPIO[175]	GPIO[176]
SPI2	GPIO[79]	GPIO[110]	GPIO[111]



Figure 10. DSPI classic SPI timing — slave, CPHA = 0



Figure 11. DSPI classic SPI timing — slave, CPHA = 1

No	Parameter	Value		Unit
		Min	Max	
S15	SAI_BCLK to SAI_TXD/SAI_FS output valid	-	28	ns
S16	SAI_BCLK to SAI_TXD/SAI_FS output invalid	0	-	ns
S17	SAI_RXD setup before SAI_BCLK	10	-	ns
S18	SAI_RXD hold after SAI_BCLK	2	-	ns

Table 44. Slave mode SAI Timing (continued)



Figure 24. Slave mode SAI Timing

6.5 Debug specifications

6.5.1 JTAG interface timing

Table 45. JTAG pin AC electrical characteristics ¹

#	Symbol	Characteristic	Min	Мах	Unit
1	t _{JCYC}	TCK Cycle Time ^{2, 2}	62.5	—	ns
2	t _{JDC}	TCK Clock Pulse Width	40	60	%
3	t _{TCKRISE}	TCK Rise and Fall Times (40% - 70%)	—	3	ns
4	t _{TMSS} , t _{TDIS}	TMS, TDI Data Setup Time	5	_	ns
5	t _{TMSH} , t _{TDIH}	TMS, TDI Data Hold Time	5		ns
6	t _{TDOV}	TCK Low to TDO Data Valid	—	20 ^{3, 3}	ns
7	t _{TDOI}	TCK Low to TDO Data Invalid	0	_	ns
8	t _{TDOHZ}	TCK Low to TDO High Impedance		15	ns
11	t _{BSDV}	TCK Falling Edge to Output Valid		600 ^{4, 4}	ns

Table continues on the next page ...

Thermal attributes

Board type	Symbol	Description	256 MAPBGA	Unit	Notes
_	R _{θJC}	Thermal resistance, junction to case	7.9	°C/W	55
	Ψ _{JT}	Thermal characterization parameter, junction to package top outside center (natural convection)	0.2	°C/W	66
	R _{0JB_CSB}	Thermal characterization parameter, junction to package bottom outside center (natural convection)	9.0	°C/W	77

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.
- 3. Per JEDEC JESD51-6 with the board horizontal
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.
- 7. Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

Board type	Symbol	Description	100 MAPBGA	Unit	Notes
Single-layer (1s)	R _{0JA}	Thermal resistance, junction to ambient (natural convection)	50.9	°C/W	1, 21,2
Four-layer (2s2p)	R _{0JA}	Thermal resistance, junction to ambient (natural convection)	27.0	°C/W	1,2,33
Single-layer (1s)	R _{ejma}	Thermal resistance, junction to ambient (200 ft./ min. air speed)	38.0	°C/W	1,3
Four-layer (2s2p)	R _{eJMA}	Thermal resistance, junction to ambient (200 ft./ min. air speed)	22.2	°C/W	1,3



Figure 36. Functional reset sequence short

The reset sequences shown in Figure 35 and Figure 36 are triggered by functional reset events. RESET_B is driven low during these two reset sequences only if the corresponding functional reset source (which triggered the reset sequence) was enabled to drive RESET_B low for the duration of the internal reset sequence. See the RGM_FBRE register in the device reference manual for more information.

11 Revision History

11.1 Revision History

The following table provides a revision history for this document.

Rev. No.	Date	Substantial Changes
Rev 1	14 March 2013	Initial Release

Rev. No.	Date	Substantial Changes		
		 In section, Thermal attributes Added table for 100 MAPBGA 		
		 In section Obtaining package dimensions Updated package details for 100 MAPBGA 		
		Editoral updates throughtout including correction of various module names.		

Table 51. Revision History (continued)

Table 51.	Revision	History	(continued)
	11011011	1 Hotory	(ooninaca)

Rev. No.	Date	Substantial Changes
Rev 3	2 March 2016	In section, Recommended operating conditions
		Added a new Note
		In section, Voltage regulator electrical characteristics
		 In table, Voltage regulator electrical specifications:
		Added a new row for C _{HV_VDD_B}
		 Added a footnote on V_{DD_HV_BALLAST} Added a new Note at the end of this section
		In section, Voltage monitor electrical characteristics
		 In table, Voltage monitor electrical characteristics: Removed "Vue
		LPBG as reference" rows
		 Updated Fall and Rise trimmed Minimum values for V_{HVD_LV_cold}
		In section, Supply current characteristics
		In table, Current consumption characteristics:
		 Updated the footnote mentioned in the Condition column of I_{DD_STOP} row
		Updated all TBD values In table Low Power Unit (LBL) Current consumption above staristics:
		 In table, Low Power Onit (LPO) Current consumption characteristics. Updated the typical value of LPU_STOP to 0.18 mA
		Updated all TBD values
		 In table, STANDBY Current consumption characteristics:
		Updated all IBD values
		In section, AC specifications @ 3.3 V Range
		In table, Functional Pad AC Specifications @ 3.3 V Range:
		Updated Rise/Fall Edge values
		In section, DC electrical specifications @ 3.3V Range
		In table, DC electrical specifications @ 3.3V Range:
		 Updated Max value for Vol to 0.1 ^ VDD_HV_x
		In section, AC specifications @ 5 V Range
		In table, Functional Pad AC Specifications @ 5 V Range:
		Updated Rise/Fall Edge values
		 In section, DC electrical specifications @ 5 V Range
		In table, DC electrical specifications @ 5 V Range:
		 Updated Min and Max values for Pull_Ion and Pull_IoI rows Updated Max value for Vol to 0.1 * VDD_HV_x
		In section, Reset pad electrical characteristics
		 In table, Functional reset pad electrical specifications: Updated parameter column for Val. Val. and Value rows
		• Updated Min and Max values for V_{IH} and V_{IL} rows
		In section, PORST electrical specifications In table_PORST electrical specifications:
		• Updated Unit and Min/Max values for V_{IH} and V_{IL} rows
		 In section, input equivalent size it and ADC conversion shorestaristics
		 In section, input equivalent circuit and ADC conversion characteristics In table, ADC conversion characteristics (for 12-bit);
		Updated "ADC Analog Pad (pad going to one ADC)" row
		In table, ADC conversion characteristics (for 10-bit):
		 Updated "ADC Analog Pad (pad going to one ADC)" row
		In section, Analog Comparator (CMP) electrical specifications
		In table, Comparator and 6-bit DAC electrical specifications:
	MPC57	46C Microcontroller Datasheet Data Sheet, Rev. 5.1, 05/2017.
74		NXP Semiconductors
		In section, Main oscillator electrical characteristics

Table 51. Revision History (continue

Rev. No.	Date	Substantial Changes
Rev 4	9 March 2016	 In section, Voltage regulator electrical characteristics In table, Voltage regulator electrical specifications: Updated the footnote on V_{DD-HV_BALLAST}
Rev 5	27 February 2017	 In Family Comparison section: Updated the "MPC5746C Family Comparison" table. added "NVM Memory Map 1", "NVM Memory Map 2", and "RAM Memory Map" tables.
		 Updated the product version, flash memory size and optional fields information in Ordering Information section.
		 In Recommended Operating Conditions section, removed the note related to additional crossover current.
		 VDD_HV_C row added in "Voltage regulator electrical specifications" table in Voltage regulator electrical characteristics section.
		 In Voltage Monitor Electrical Characteristics section, updated the "Trimmed" Fall and Rise specs of VHVD_LV_cold parameter in "Voltage Monitor Electrical Characteristics" table.
		 In AC Electrical Specifications: 3.3 V Range section, changed the occurrences of "ipp_sre[1:0]" to "SIUL2_MSCRn.SRC[1:0]" in the table. In DC Electrical Specifications: 3.3 V Range section, changed the occurrences of "ipp_sre[1:0]" to "SIUL2_MSCRn.SRC[1:0]" and updated "Vol min and max" values in the table. In AC Electrical Specifications: 5 V Range section, changed the occurrences of "ipp_sre[1:0]" to "SIUL2_MSCRn.SRC[1:0]" in the table. In AC Electrical Specifications: 5 V Range section, changed the occurrences of "ipp_sre[1:0]" to "SIUL2_MSCRn.SRC[1:0]" in the table. In DC Electrical Specifications: 5 V Range section, changed the occurrences of "ipp_sre[1:0]" to "SIUL2_MSCRn.SRC[1:0]" and updated "Vol min and max" values in the table.
		 In "Flash memory AC timing specifications" table in Flash memory AC timing specifications section: Updated the "t_{psus}" typ value from 7 us to 9.4 us. Updated the "t_{psus}" max value from 9.1 us to 11.5 us.
		Added "Continuous SCK Timing" table in DSPI timing section.
		 Added "ADC pad leakage" at 105°C TA conditions in "ADC conversion characteristics (for 12-bit)" table in ADC electrical specifications section.
		 In "STANDBY Current consumption characteristics" table in Supply current characteristics section: Updated the Typ and max values of IDD Standby current. Added IDD Standby3 current spec for FIRC ON.
		 Removed IVDDHV and IVDDLV specs in 16 MHz RC Oscillator electrical specifications section.
		 Added Reset Sequence section, with Reset Sequence Duration, BAF execution duration section, and Reset Sequence Distribution as its sub-sections.