




Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	e200z4
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, Ethernet, FlexRay, I ² C, LINbus, SPI
Peripherals	DMA, I ² S, POR, WDT
Number of I/O	129
Program Memory Size	3MB (3M x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	384K x 8
Voltage - Supply (Vcc/Vdd)	3.15V ~ 5.5V
Data Converters	A/D 36x10b, 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP Exposed Pad
Supplier Device Package	176-LQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5746bk1mku2

Table of Contents

1	Block diagram.....	4	6.3.2	Flash memory Array Integrity and Margin Read specifications.....	39
2	Family comparison.....	4	6.3.3	Flash memory module life specifications.....	40
3	Ordering parts.....	8	6.3.4	Data retention vs program/erase cycles.....	40
3.1	Determining valid orderable parts	8	6.3.5	Flash memory AC timing specifications.....	41
3.2	Ordering Information	9	6.3.6	Flash read wait state and address pipeline control settings	42
4	General.....	9	6.4	Communication interfaces.....	43
4.1	Absolute maximum ratings.....	9	6.4.1	DSPI timing.....	43
4.2	Recommended operating conditions.....	11	6.4.2	FlexRay electrical specifications.....	49
4.3	Voltage regulator electrical characteristics.....	13	6.4.2.1	FlexRay timing.....	49
4.4	Voltage monitor electrical characteristics.....	17	6.4.2.2	TxEN.....	49
4.5	Supply current characteristics.....	18	6.4.2.3	TxD.....	50
4.6	Electrostatic discharge (ESD) characteristics.....	22	6.4.2.4	RxD.....	51
4.7	Electromagnetic Compatibility (EMC) specifications.....	23	6.4.3	Ethernet switching specifications.....	52
5	I/O parameters.....	23	6.4.4	SAI electrical specifications	53
5.1	AC specifications @ 3.3 V Range.....	23	6.5	Debug specifications.....	55
5.2	DC electrical specifications @ 3.3V Range.....	24	6.5.1	JTAG interface timing	55
5.3	AC specifications @ 5 V Range.....	25	6.5.2	Nexus timing.....	58
5.4	DC electrical specifications @ 5 V Range.....	25	6.5.3	WKPU/NMI timing.....	60
5.5	Reset pad electrical characteristics.....	26	6.5.4	External interrupt timing (IRQ pin).....	61
5.6	PORST electrical specifications.....	28	7	Thermal attributes.....	61
6	Peripheral operating requirements and behaviours.....	28	7.1	Thermal attributes.....	61
6.1	Analog.....	28	8	Dimensions.....	65
6.1.1	ADC electrical specifications.....	28	8.1	Obtaining package dimensions	65
6.1.2	Analog Comparator (CMP) electrical specifications.....	33	9	Pinouts.....	66
6.2	Clocks and PLL interfaces modules.....	34	9.1	Package pinouts and signal descriptions.....	66
6.2.1	Main oscillator electrical characteristics.....	34	10	Reset sequence.....	66
6.2.2	32 kHz Oscillator electrical specifications	36	10.1	Reset sequence.....	66
6.2.3	16 MHz RC Oscillator electrical specifications.....	36	10.1.1	Reset sequence duration.....	66
6.2.4	128 KHz Internal RC oscillator Electrical specifications	37	10.1.2	BAF execution duration.....	66
6.2.5	PLL electrical specifications	37	10.1.3	Reset sequence description.....	67
6.3	Memory interfaces.....	38	11	Revision History.....	69
6.3.1	Flash memory program and erase specifications.....	38	11.1	Revision History.....	69

Table 8. Voltage regulator electrical specifications (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$C_{\text{flash_reg}}$ ⁴	External decoupling / stability capacitor for internal Flash regulators	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	1.32	2.2	3	μF
	Combined ESR of external capacitor	—	0.001	—	0.03	Ohm
$C_{\text{HV_VDD_A}}$	VDD_HV_A supply capacitor ^{5, 5}	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	1	—	—	μF
$C_{\text{HV_VDD_B}}$	VDD_HV_B supply capacitor ⁵	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	1	—	—	μF
$C_{\text{HV_VDD_C}}$	VDD_HV_C supply capacitor ⁵	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	1	—	—	μF
$C_{\text{HV_ADC0}}$ $C_{\text{HV_ADC1}}$	HV ADC supply decoupling capacitances	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	1	—	—	μF
$C_{\text{HV_ADR}}$ ⁶	HV ADC SAR reference supply decoupling capacitances	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	0.47	—	—	μF
$V_{\text{DD_HV_BALLAST}}^{\text{AST}}$ ⁷	FPREG Ballast collector supply voltage	When collector of NPN ballast is directly supplied by an on board supply source (not shared with VDD_HV_A supply pin) without any series resistance, that is, $R_{\text{C_BALLAST}}$ less than 0.01 Ohm.	2.25	—	5.5	V
$R_{\text{C_BALLAST}}$	Series resistor on collector of FPREG ballast	When VDD_HV_BALLAST is shorted to VDD_HV_A on the board	—	—	0.1	Ohm
t_{SU}	Start-up time with external ballast after main supply (VDD_HV_A) stabilization	$C_{\text{fp_reg}} = 3 \mu\text{F}$	—	74	—	μs
$t_{\text{SU_int}}$	Start-up time with internal ballast after main supply (VDD_HV_A) stabilization	$C_{\text{fp_reg}} = 3 \mu\text{F}$	—	103	—	μs
t_{ramp}	Load current transient	Iload from 15% to 55% $C_{\text{fp_reg}} = 3 \mu\text{F}$		1.0		μs

1. Split capacitance on each pair VDD_LV pin should sum up to a total value of $C_{\text{fp_reg}}$
2. Typical values will vary over temperature, voltage, tolerance, drift, but total variation must not exceed minimum and maximum values.
3. Ceramic X7R or X5R type with capacitance-temperature characteristics +/-15% of -55 degC to +125degC is recommended. The tolerance +/-20% is acceptable.
4. It is required to minimize the board parasitic inductance from decoupling capacitor to VDD_HV_FL A pin and the routing inductance should be less than 1nH.

5.
 1. For VDD_HV_x, 1µf on each side of the chip
 - a. 0.1 µf close to each VDD/VSS pin pair.
 - b. 10 µf near for each power supply source
 - c. For VDD_LV, 0.1µf close to each VDD/VSS pin pair is required. Depending on the the selected regulation mode, this amount of capacitance will need to be subtracted from the total capacitance required by the regulator for e.g., as specified by CFP_REG parameter.
 2. For VDD_LV, 0.1µf close to each VDD/VSS pin pair is required. Depending on the the selected regulation mode, this amount of capacitance will need to be subtracted from the total capacitance required by the regulator for e.g., as specified by CFP_REG parameter
6. Only applicable to ADC1
7. In external ballast configuration the following must be ensured during power-up and power-down (Note: If V_{DD_HV_BALLAST} is supplied from the same source as VDD_HV_A this condition is implicitly met):
 - During power-up, V_{DD_HV_BALLAST} must have met the min spec of 2.25V before VDD_HV_A reaches the POR_HV_RISE min of 2.75V.
 - During power-down, V_{DD_HV_BALLAST} must not drop below the min spec of 2.25V until VDD_HV_A is below POR_HV_FALL min of 2.7V.

NOTE

For a typical configuration using an external ballast transistor with separate supply for VDD_HV_A and the ballast collector, a bulk storage capacitor (as defined in [Table 8](#)) is required on VDD_HV_A close to the device pins to ensure a stable supply voltage.

Extra care must be taken if the VDD_HV_A supply is also being used to power the external ballast transistor or the device is running in internal regulation mode. In these modes, the inrush current on device Power Up or on exit from Low Power Modes is significant and may case the VDD_HV_A voltage to drop resulting in an LVD reset event. To avoid this, the board layout should be optimized to reduce common trace resistance or additional capacitance at the ballast transistor collector (or VDD_HV_A pins in the case of internal regulation mode) is required. NXP recommends that customers simulate the external voltage supply circuitry.

In all circumstances, the voltage on VDD_HV_A must be maintained within the specified operating range (see [Recommended operating conditions](#)) to prevent LVD events.

Table 10. Current consumption characteristics (continued)

Symbol	Parameter	Conditions ¹	Min	Typ	Max	Unit
$I_{DD_HV_ADC_REF}$ ^{10, 11, 11}	ADC REF Operating current	$T_a = 125\text{ }^{\circ}\text{C}$ ⁵ 2 ADCs operating at 80 MHz $V_{DD_HV_ADC_REF} = 5.5\text{ V}$	—	200	400	μA
		$T_a = 105\text{ }^{\circ}\text{C}$ 2 ADCs operating at 80 MHz $V_{DD_HV_ADC_REF} = 5.5\text{ V}$	—	200	—	
		$T_a = 85\text{ }^{\circ}\text{C}$ 2 ADCs operating at 80 MHz $V_{DD_HV_ADC_REF} = 5.5\text{ V}$	—	200	—	
		$T_a = 25\text{ }^{\circ}\text{C}$ 2 ADCs operating at 80 MHz $V_{DD_HV_ADC_REF} = 3.6\text{ V}$	—	200	—	
$I_{DD_HV_ADCx}$ ¹¹	ADC HV Operating current	$T_a = 125\text{ }^{\circ}\text{C}$ ⁵ ADC operating at 80 MHz $V_{DD_HV_ADC} = 5.5\text{ V}$	—	1.2	2	mA
		$T_a = 25\text{ }^{\circ}\text{C}$ ADC operating at 80 MHz $V_{DD_HV_ADC} = 3.6\text{ V}$	—	1	2	
$I_{DD_HV_FLASH}$ ¹²	Flash Operating current during read access	$T_a = 125\text{ }^{\circ}\text{C}$ ⁵ 3.3 V supplies 160 MHz frequency	—	40	45	mA
		$T_a = 105\text{ }^{\circ}\text{C}$ 3.3 V supplies 160 MHz frequency	—	40	45	
		$T_a = 85\text{ }^{\circ}\text{C}$ 3.3 V supplies 160 MHz frequency	—	40	45	

1. The content of the Conditions column identifies the components that draw the specific current.
2. Single e200Z4 core cache disabled @80 MHz, no FlexRay, no ENET, 2 x CAN, 8 LINFlexD, 2 SPI, ADC0 and 1 used constantly, no HSM, Memory: 2M flash, 128K RAM RUN mode, Clocks: FIRC on, XOSC, PLL on, SIRC on for TOD, no 32KHz crystal (TOD runs off SIRC).
3. Recommended Transistors:MJD31 @ 85°C, 105°C and 125°C. In case of internal ballast mode, it is expected that the external ballast is not mounted and BAL_SELECT_INT pin is tied to VDD_HV_A supply on board. Internal ballast can be used for all use cases with current consumption upto 150mA
4. The power consumption does not consider the dynamic current of I/Os
5. $T_j=150^{\circ}\text{C}$. Assumes $T_a=125^{\circ}\text{C}$
 - Assumes maximum θ_{JA} of 2s2p board. See [Thermal attributes](#)
6. e200Z4 core, 160MHz, cache enabled; e200Z2 core , 80MHz, no FlexRay, no ENET, 7 CAN, 16 LINFlexD, 4 SPI, 1x ADC used constantly, includes HSM at start-up / periodic use, Memory: 3M flash, 256K RAM, Clocks: FIRC on, XOSC on, PLL on, SIRC on, no 32KHz crystal
7. e200Z4 core, 120MHz, cache enabled; e200Z2 core, 60MHz; no FlexRay, no ENET, 7 CAN, 16 LINFlexD, 4 SPI, 1x ADC used constantly, includes HSM at start-up / periodic use, Memory: 3M flash, 128K RAM, Clocks: FIRC on, XOSC on, PLL on, SIRC on, no 32KHz crystal

8. e200Z4 core, 160MHz, cache enabled; e200Z4 core, 80MHz; HSM fully operational (Z0 core @80MHz) FlexRay, 5x CAN, 5x LINFlexD, 2x SPI, 1x ADC used constantly, 1x eMIOS (5 ch), Memory: 3M flash, 384K RAM, Clocks: FIRC on, XOSC on, PLL on, SIRC on, no 32KHz crystal
9. Assuming $T_a = T_j$, as the device is in Stop mode. Assumes maximum θ_{JA} of 2s2p board. See [Thermal attributes](#).
10. Internal structures hold the input voltage less than $V_{DD_HV_ADC_REF} + 1.0$ V on all pads powered by V_{DDA} supplies, if the maximum injection current specification is met (3 mA for all pins) and V_{DDA} is within the operating voltage specifications.
11. This value is the total current for two ADCs. Each ADC might consume upto 2mA at max.
12. This assumes the default configuration of flash controller register. For more details, refer to [Flash memory program and erase specifications](#)

Table 11. Low Power Unit (LPU) Current consumption characteristics

Symbol	Parameter	Conditions ¹	Min	Typ	Max	Unit
LPU_RUN	with 256K RAM	$T_a = 25\text{ }^{\circ}\text{C}$ SYS_CLK = 16MHz ADC0 = OFF, SPI0 = OFF, LIN0 = OFF, CAN0 = OFF	—	10	—	mA
		$T_a = 85\text{ }^{\circ}\text{C}$ SYS_CLK = 16MHz ADC0 = ON, SPI0 = ON, LIN0 = ON, CAN0 = ON	—	10.5	—	
		$T_a = 105\text{ }^{\circ}\text{C}$ SYS_CLK = 16MHz ADC0 = ON, SPI0 = ON, LIN0 = ON, CAN0 = ON	—	11	—	
		$T_a = 125\text{ }^{\circ}\text{C}$ ^{2, 2} SYS_CLK = 16MHz ADC0 = ON, SPI0 = ON, LIN0 = ON, CAN0 = ON	—	—	26	
LPU_STOP	with 256K RAM	$T_a = 25\text{ }^{\circ}\text{C}$	—	0.18	—	mA
		$T_a = 85\text{ }^{\circ}\text{C}$	—	0.60	—	
		$T_a = 105\text{ }^{\circ}\text{C}$	—	1.00	—	
		$T_a = 125\text{ }^{\circ}\text{C}$ ²	—	—	10.6	

1. The content of the Conditions column identifies the components that draw the specific current.
2. Assuming $T_a = T_j$, as the device is in static (fully clock gated) mode. Assumes maximum θ_{JA} of 2s2p board. See [Thermal attributes](#)

Table 12. STANDBY Current consumption characteristics

Symbol	Parameter	Conditions ¹	Min	Typ	Max	Unit
STANDBY0	STANDBY with 8K RAM	$T_a = 25\text{ }^{\circ}\text{C}$	—	71	—	μA
		$T_a = 85\text{ }^{\circ}\text{C}$	—	125	700	
		$T_a = 105\text{ }^{\circ}\text{C}$	—	195	1225	
		$T_a = 125\text{ }^{\circ}\text{C}$ ^{2, 2}	—	314	2100	
STANDBY1	STANDBY with 64K RAM	$T_a = 25\text{ }^{\circ}\text{C}$	—	72	—	μA
		$T_a = 85\text{ }^{\circ}\text{C}$	—	140	715	
		$T_a = 105\text{ }^{\circ}\text{C}$	—	225	1275	
		$T_a = 125\text{ }^{\circ}\text{C}$ ²	—	358	2250	

Table continues on the next page...

5.2 DC electrical specifications @ 3.3V Range

Table 15. DC electrical specifications @ 3.3V Range

Symbol	Parameter	Value		Unit
		Min	Max	
Vih (pad_i_hv)	Pad_I_HV Input Buffer High Voltage	$0.72 \cdot VDD_HV_x$	$VDD_HV_x + 0.3$	V
Vil (pad_i_hv)	Pad_I_HV Input Buffer Low Voltage	$VDD_HV_x - 0.3$	$0.45 \cdot VDD_HV_x$	V
Vhys (pad_i_hv)	Pad_I_HV Input Buffer Hysteresis	$0.11 \cdot VDD_HV_x$		V
Vih_hys	CMOS Input Buffer High Voltage (with hysteresis enabled)	$0.67 \cdot VDD_HV_x$	$VDD_HV_x + 0.3$	V
Vil_hys	CMOS Input Buffer Low Voltage (with hysteresis enabled)	$VDD_HV_x - 0.3$	$0.35 \cdot VDD_HV_x$	V
Vih	CMOS Input Buffer High Voltage (with hysteresis disabled)	$0.57 \cdot VDD_HV_x^{1,1}$	$VDD_HV_x^{1,1} + 0.3$	V
Vil	CMOS Input Buffer Low Voltage (with hysteresis disabled)	$VDD_HV_x - 0.3$	$0.4 \cdot VDD_HV_x^{1,1}$	V
Vhys	CMOS Input Buffer Hysteresis	$0.09 \cdot VDD_HV_x^{1,1}$		V
Pull_IH (pad_i_hv)	Weak Pullup Current ^{2,2} Low	15		μA
Pull_IH (pad_i_hv)	Weak Pullup Current ^{3,3} High		55	μA
Pull_IL (pad_i_hv)	Weak Pulldown Current ³ Low	28		μA
Pull_IL (pad_i_hv)	Weak Pulldown Current ² High		85	μA
Pull_Ioh	Weak Pullup Current ⁴	15	50	μA
Pull_Iol	Weak Pulldown Current ⁵	15	50	μA
Iinact_d	Digital Pad Input Leakage Current (weak pull inactive)	-2.5	2.5	μA
Voh	Output High Voltage ⁶	$0.8 \cdot VDD_HV_x^{1,1}$	—	V
Vol	Output Low Voltage ⁷ Output Low Voltage ⁸	—	$0.2 \cdot VDD_HV_x^{1,1}$ $0.1 \cdot VDD_HV_x$	V
Ioh_f	Full drive Ioh ^{9,9} (SIUL2_MSCRn.SRC[1:0] = 11)	18	70	mA
Iol_f	Full drive Iol ⁹ (SIUL2_MSCRn.SRC[1:0] = 11)	21	120	mA
Ioh_h	Half drive Ioh ⁹ (SIUL2_MSCRn.SRC[1:0] = 10)	9	35	mA
Iol_h	Half drive Iol ⁹ (SIUL2_MSCRn.SRC[1:0] = 10)	10.5	60	mA

1. $VDD_HV_x = VDD_HV_A, VDD_HV_B, VDD_HV_C$

2. Measured when $pad = 0.69 \cdot VDD_HV_x$

3. Measured when $pad = 0.49 \cdot VDD_HV_x$

4. Measured when $pad = 0$ V

5. Measured when $pad = VDD_HV_x$

6. Measured when pad is sourcing 2 mA

7. Measured when pad is sinking 2 mA

8. Measured when pad is sinking 1.5 mA

9. Ioh/Iol is derived from spice simulations. These values are NOT guaranteed by test.

Table 18. Functional reset pad electrical specifications (continued)

Symbol	Parameter	Conditions	Value			Unit
			Min	Typ	Max	
V_{HYS}	CMOS Input Buffer hysteresis	—	300	—	—	mV
V_{DD_POR}	Minimum supply for strong pull-down activation	—	—	—	1.2	V
I_{OL_R}	Strong pull-down current ^{1, 1}	Device under power-on reset $V_{DD_HV_A} = V_{DD_POR}$ $V_{OL} = 0.35 \times V_{DD_HV_A}$	0.2	—	—	mA
		Device under power-on reset $V_{DD_HV_A} = V_{DD_POR}$ $V_{OL} = 0.35 \times V_{DD_HV_IO}$	11	—	—	mA
W_{FRST}	RESET input filtered pulse	—	—	—	500	ns
W_{NFRST}	RESET input not filtered pulse	—	2000	—	—	ns
I_{WPUL}	Weak pull-up current absolute value	RESET pin $V_{IN} = V_{DD}$	23	—	82	μA

1. Strong pull-down is active on PHASE0, PHASE1, PHASE2, and the beginning of PHASE3 for RESET.

5.6 PORST electrical specifications

Table 19. PORST electrical specifications

Symbol	Parameter	Value			Unit
		Min	Typ	Max	
W_{FPORST}	PORST input filtered pulse	—	—	200	ns
$W_{NFPORST}$	PORST input not filtered pulse	1000	—	—	ns
V_{IH}	Input high level	0.65 x $V_{DD_HV_A}$	—	—	V
V_{IL}	Input low level	—	—	0.35 x $V_{DD_HV_A}$	V

6 Peripheral operating requirements and behaviours

6.1 Analog

6.1.1 ADC electrical specifications

The device provides a 12-bit Successive Approximation Register (SAR) Analog-to-Digital Converter.

6.1.1.1 Input equivalent circuit and ADC conversion characteristics




Figure 6. Input equivalent circuit

NOTE

The ADC performance specifications are not guaranteed if two ADCs simultaneously sample the same shared channel.

Table 20. ADC conversion characteristics (for 12-bit)

Symbol	Parameter	Conditions	Min	Typ ¹	Max	Unit
f_{CK}	ADC Clock frequency (depends on ADC configuration) (The duty cycle depends on AD_CK ² frequency)	—	15.2	80	80	MHz
f_s	Sampling frequency	80 MHz	—	—	1.00	MHz
t_{sample}	Sample time ³	80 MHz @ 100 ohm source impedance	250	—	—	ns
t_{conv}	Conversion time ⁴	80 MHz	700	—	—	ns
t_{total_conv}	Total Conversion time $t_{sample} + t_{conv}$ (for standard and extended channels)	80 MHz	1.5 ⁵	—	—	μs
	Total Conversion time $t_{sample} + t_{conv}$ (for precision channels)		1	—	—	
$C_S^{6, 6}$	ADC input sampling capacitance	—	—	3	5	pF
C_{P1}^6	ADC input pin capacitance 1	—	—	—	5	pF
C_{P2}^6	ADC input pin capacitance 2	—	—	—	0.8	pF
R_{SW1}^6	Internal resistance of analog source	V_{REF} range = 4.5 to 5.5 V	—	—	0.3	k Ω
		V_{REF} range = 3.15 to 3.6 V	—	—	875	Ω

Table continues on the next page...

6.2 Clocks and PLL interfaces modules

6.2.1 Main oscillator electrical characteristics

This device provides a driver for oscillator in pierce configuration with amplitude control. Controlling the amplitude allows a more sinusoidal oscillation, reducing in this way the EMI. Other benefits arises by reducing the power consumption. This Loop Controlled Pierce (LCP mode) requires good practices to reduce the stray capacitance of traces between crystal and MCU.

An operation in Full Swing Pierce (FSP mode), implemented by an inverter is also available in case of parasitic capacitances and cannot be reduced by using crystal with high equivalent series resistance. For this mode, a special care needs to be taken regarding the serial resistance used to avoid the crystal overdrive.

Other two modes called External (EXT Wave) and disable (OFF mode) are provided. For EXT Wave, the drive is disabled and an external source of clock within CMOS level based in analog oscillator supply can be used. When OFF, EXTAL is pulled down by 240 Kohms resistor and the feedback resistor remains active connecting XTAL through EXTAL by 1M resistor.

Table 30. Flash memory program and erase specifications

Symbol	Characteristic ¹	Typ ²	Factory Programming ^{3, 4}		Field Update			Unit
			Initial Max	Initial Max, Full Temp	Typical End of Life ⁵	Lifetime Max ⁶		
						20°C ≤T _A ≤30°C	-40°C ≤T _J ≤150°C	
t _{dwpgm}	Doubleword (64 bits) program time	43	100	150	55	500		μs
t _{ppgm}	Page (256 bits) program time	73	200	300	108	500		μs
t _{qppgm}	Quad-page (1024 bits) program time	268	800	1,200	396	2,000		μs
t _{16kers}	16 KB Block erase time	168	290	320	250	1,000		ms
t _{16kpgm}	16 KB Block program time	34	45	50	40	1,000		ms
t _{32kers}	32 KB Block erase time	217	360	390	310	1,200		ms
t _{32kpgm}	32 KB Block program time	69	100	110	90	1,200		ms
t _{64kers}	64 KB Block erase time	315	490	590	420	1,600		ms
t _{64kpgm}	64 KB Block program time	138	180	210	170	1,600		ms
t _{256kers}	256 KB Block erase time	884	1,520	2,030	1,080	4,000	—	ms
t _{256kpgm}	256 KB Block program time	552	720	880	650	4,000	—	ms

1. Program times are actual hardware programming times and do not include software overhead. Block program times assume quad-page programming.
2. Typical program and erase times represent the median performance and assume nominal supply values and operation at 25 °C. Typical program and erase times may be used for throughput calculations.
3. Conditions: ≤ 150 cycles, nominal voltage.
4. Plant Programming times provide guidance for timeout limits used in the factory.
5. Typical End of Life program and erase times represent the median performance and assume nominal supply values. Typical End of Life program and erase values may be used for throughput calculations.
6. Conditions: -40°C ≤ T_J ≤ 150°C, full spec voltage.

6.3.2 Flash memory Array Integrity and Margin Read specifications

Table 31. Flash memory Array Integrity and Margin Read specifications

Symbol	Characteristic	Min	Typical	Max ^{1, 1}	Units ^{2, 2}
t _{ai16kseq}	Array Integrity time for sequential sequence on 16 KB block.	—	—	512 x T _{period} x N _{read}	—
t _{ai32kseq}	Array Integrity time for sequential sequence on 32 KB block.	—	—	1024 x T _{period} x N _{read}	—
t _{ai64kseq}	Array Integrity time for sequential sequence on 64 KB block.	—	—	2048 x T _{period} x N _{read}	—

Table continues on the next page...

Table 33. Flash memory AC timing specifications (continued)

Symbol	Characteristic	Min	Typical	Max	Units
t_{drcv}	Time to recover once exiting low power mode.	16 plus seven system clock periods.	—	45 plus seven system clock periods	μ s
$t_{aistart}$	Time from 0 to 1 transition of UT0-AIE initiating a Margin Read or Array Integrity until the UT0-AID bit is cleared. This time also applies to the resuming from a suspend or breakpoint by clearing AISUS or clearing NAIBP	—	—	5	ns
t_{aistop}	Time from 1 to 0 transition of UT0-AIE initiating an Array Integrity abort until the UT0-AID bit is set. This time also applies to the UT0-AISUS to UT0-AID setting in the event of a Array Integrity suspend request.	—	—	80 plus fifteen system clock periods	ns
t_{mrstop}	Time from 1 to 0 transition of UT0-AIE initiating a Margin Read abort until the UT0-AID bit is set. This time also applies to the UT0-AISUS to UT0-AID setting in the event of a Margin Read suspend request.	10.36 plus four system clock periods	—	20.42 plus four system clock periods	μ s

6.3.6 Flash read wait state and address pipeline control settings

The following table describes the recommended RWSC and APC settings at various operating frequencies based on specified intrinsic flash access times of the flash module controller array at 125 °C.

Table 34. Flash Read Wait State and Address Pipeline Control Combinations

Flash frequency	RWSC setting	APC setting
0 MHz < fFlash <= 33 MHz	0	0
33 MHz < fFlash <= 100 MHz	2	1
100 MHz < fFlash <= 133 MHz	3	1
133 MHz < fFlash <= 160 MHz	4	1




Figure 10. DSPI classic SPI timing — slave, CPHA = 0





Figure 11. DSPI classic SPI timing — slave, CPHA = 1

Table 43. Master mode SAI Timing (continued)

no	Parameter	Value		Unit
		Min	Max	
S2	SAI_MCLK pulse width high/low	45%	55%	MCLK period
S3	SAI_BCLK cycle time	80	-	BCLK period
S4	SAI_BCLK pulse width high/low	45%	55%	ns
S5	SAI_BCLK to SAI_FS output valid	-	15	ns
S6	SAI_BCLK to SAI_FS output invalid	0	-	ns
S7	SAI_BCLK to SAI_TXD valid	-	15	ns
S8	SAI_BCLK to SAI_TXD invalid	0	-	ns
S9	SAI_RXD/SAI_FS input setup before SAI_BCLK	28	-	ns
S10	SAI_RXD/SAI_FS input hold after SAI_BCLK	0	-	ns


**Figure 23. Master mode SAI Timing****Table 44. Slave mode SAI Timing**

No	Parameter	Value		Unit
		Min	Max	
	Operating Voltage	2.7	3.6	V
S11	SAI_BCLK cycle time (input)	80	-	ns
S12	SAI_BCLK pulse width high/low (input)	45%	55%	BCLK period
S13	SAI_FS input setup before SAI_BCLK	10	-	ns
S14	SAI_FS input hold after SAI_BCLK	2	-	ns

Table continues on the next page...

Table 44. Slave mode SAI Timing (continued)

No	Parameter	Value		Unit
		Min	Max	
S15	SAI_BCLK to SAI_TXD/SAI_FS output valid	-	28	ns
S16	SAI_BCLK to SAI_TXD/SAI_FS output invalid	0	-	ns
S17	SAI_RXD setup before SAI_BCLK	10	-	ns
S18	SAI_RXD hold after SAI_BCLK	2	-	ns

**Figure 24. Slave mode SAI Timing**

6.5 Debug specifications

6.5.1 JTAG interface timing

Table 45. JTAG pin AC electrical characteristics ¹

#	Symbol	Characteristic	Min	Max	Unit
1	t_{JCYC}	TCK Cycle Time ^{2, 2}	62.5	—	ns
2	t_{JDC}	TCK Clock Pulse Width	40	60	%
3	$t_{TCKRISE}$	TCK Rise and Fall Times (40% - 70%)	—	3	ns
4	t_{TMSS}, t_{TDIS}	TMS, TDI Data Setup Time	5	—	ns
5	t_{TMSH}, t_{TDIH}	TMS, TDI Data Hold Time	5	—	ns
6	t_{TDOV}	TCK Low to TDO Data Valid	—	20 ^{3, 3}	ns
7	t_{TDOI}	TCK Low to TDO Data Invalid	0	—	ns
8	t_{TDOHZ}	TCK Low to TDO High Impedance	—	15	ns
11	t_{BSDV}	TCK Falling Edge to Output Valid	—	600 ^{4, 4}	ns

Table continues on the next page...

Board type	Symbol	Description	324 MAPBGA	Unit	Notes
—	$R_{\theta JB}$	Thermal resistance, junction to board	16.8	°C/W	44
—	$R_{\theta JC}$	Thermal resistance, junction to case	7.4	°C/W	55
—	Ψ_{JT}	Thermal characterization parameter, junction to package top natural convection	0.2	°C/W	66
—	Ψ_{JB}	Thermal characterization parameter, junction to package bottom natural convection	7.3	°C/W	77

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per JEDEC JESD51-2 with the single layer board horizontal. Board meets JESD51-9 specification.
3. Per JEDEC JESD51-6 with the board horizontal
4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.
7. Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

Board type	Symbol	Description	256 MAPBGA	Unit	Notes
Single-layer (1s)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	42.6	°C/W	11, 22
Four-layer (2s2p)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	26.0	°C/W	1,2,33
Single-layer (1s)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	31.0	°C/W	1,3
Four-layer (2s2p)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	21.3	°C/W	1,3
—	$R_{\theta JB}$	Thermal resistance, junction to board	12.8	°C/W	44

Table continues on the next page...

Board type	Symbol	Description	100 MAPBGA	Unit	Notes
—	$R_{\theta JB}$	Thermal resistance, junction to board	10.8	°C/W	44
—	$R_{\theta JC}$	Thermal resistance, junction to case	8.2	°C/W	55
—	Ψ_{JT}	Thermal characterization parameter, junction to package top outside center (natural convection)	0.2	°C/W	66
—	Ψ_{JB}	Thermal characterization parameter, junction to package bottom outside center (natural convection)	7.8	°C/W	77

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.
3. Per JEDEC JESD51-6 with the board horizontal
4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.
7. Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

8 Dimensions

8.1 Obtaining package dimensions

Package dimensions are provided in package drawing.

To find a package drawing, go to www.nxp.com and perform a keyword search for the drawing's document number:

Package	NXP Document Number
100 MAPBGA	98ASA00802D

Table continues on the next page...

Reset sequence




Figure 32. Destructive reset sequence, BIST enabled




Figure 33. Destructive reset sequence, BIST disabled




Figure 34. External reset sequence long, BIST enabled




Figure 35. Functional reset sequence long

Table 51. Revision History (continued)

Rev. No.	Date	Substantial Changes
		- In section: Reset pad electrical characteristics - Revised table, Reset electrical characteristics - Deleted note, There are some specific ports that supports TTL functionality. These ports are, PB[4], PB[5], PB[6], PB[7], PB[8], PB[9], PD[0], PD[1], PD[2], PD[3], PD[4], PD[5], PD[6], PD[7], PD[8], PD[9], PD[10], and PD[11]. - In section: PORST electrical specifications - In table: PORST electrical specifications - Updated 'Min' value for $W_{NFPORST}$ - In section: Peripheral operating requirements and behaviours - Changed section title from Input impedance and ADC accuracy to Input equivalent circuit and ADC conversion characteristics. - Revised table: ADC conversion characteristics (for 12-bit) and ADC conversion characteristics (for 10-bit) - Removed table, ADC supply configurations. - In section: Analogue Comparator (CMP) electrical specifications - In table: Comparator and 6-bit DAC electrical specifications - Updated 'Max' value of I_{DDL5} - Updated 'Min' and 'Max' for V_{AIO} and DNL - Updated 'Descriptor' 'Min' 'Max' of V_H - Updated row for t_{DHS} - Added row for t_{DLS} - Removed row for V_{CMPOh} and V_{CMPOl} - In section: Clocks and PLL interfaces modules - In table: Main oscillator electrical characteristics V_{XOSCHS}: Removed values for 4 MHz. $T_{XOSCHSU}$: Updated range to 8-40 MHz. - In table: 16 MHz RC Oscillator electrical specifications - Updated 'Max' for $T_{startup}$ and T_{LTJIT} - Removed $F_{Untrimmed}$ row - In table: 128 KHz Internal RC oscillator electrical specifications F_{osc}: Removed Uncalibrated 'Condition' and updated 'Min', 'Typ', and 'Max' for Calibrated condition F_{osc}: Updated 'Temperature dependence' and 'Supply dependence' Max values - In table: PLL electrical specifications - Removed entries for Input Clock Low Level, Input Clock High Level, Power consumption, Regulator Maximum Output Current, Analog Supply, Digital Supply (V_{DD_LV}), Modulation Depth (Down Spread), PLL reset assertion time, and Power Consumption - Removed 'Typ' value for Duty Cycle at pllclkout - Removed 'Min' value for Lock Time in calibration mode. - In table: Jitter calculation - Added 1 Sigma Random Jitter and Total Period Jitter values for Long Term Jitter (Integer and Fractional Mode) rows.
		- In section Flash read wait state and address pipeline control settings - In Flash Read Wait State and Address Pipeline Control: Updated APC for 40 MHz. - Removed section: On-chip peripherals

Table continues on the next page...

Table 51. Revision History (continued)

Rev. No.	Date	Substantial Changes
Rev 3	2 March 2016	- In section, Recommended operating conditions - Added a new Note - In section, Voltage regulator electrical characteristics - In table, Voltage regulator electrical specifications: - Added a new row for $C_{HV_VDD_B}$ - Added a footnote on $V_{DD_HV_BALLAST}$ - Added a new Note at the end of this section - In section, Voltage monitor electrical characteristics - In table, Voltage monitor electrical characteristics: - Removed "V_{LVD_FLASH}" and "V_{LVD_FLASH} during low power mode using LPBG as reference" rows - Updated Fall and Rise trimmed Minimum values for $V_{HVD_LV_cold}$ - In section, Supply current characteristics - In table, Current consumption characteristics: - Updated the footnote mentioned in the Condition column of I_{DD_STOP} row - Updated all TBD values - In table, Low Power Unit (LPU) Current consumption characteristics: - Updated the typical value of LPU_STOP to 0.18 mA - Updated all TBD values - In table, STANDBY Current consumption characteristics: - Updated all TBD values - In section, AC specifications @ 3.3 V Range - In table, Functional Pad AC Specifications @ 3.3 V Range: - Updated Rise/Fall Edge values - In section, DC electrical specifications @ 3.3V Range - In table, DC electrical specifications @ 3.3V Range: - Updated Max value for Vol to $0.1 * V_{DD_HV_x}$ - In section, AC specifications @ 5 V Range - In table, Functional Pad AC Specifications @ 5 V Range: - Updated Rise/Fall Edge values - In section, DC electrical specifications @ 5 V Range - In table, DC electrical specifications @ 5 V Range: - Updated Min and Max values for Pull_Ioh and Pull_Iol rows - Updated Max value for Vol to $0.1 * V_{DD_HV_x}$ - In section, Reset pad electrical characteristics - In table, Functional reset pad electrical specifications: - Updated parameter column for V_{IH}, V_{IL} and V_{HYS} rows - Updated Min and Max values for V_{IH} and V_{IL} rows - In section, PORST electrical specifications - In table, PORST electrical specifications: - Updated Unit and Min/Max values for V_{IH} and V_{IL} rows - In section, Input equivalent circuit and ADC conversion characteristics - In table, ADC conversion characteristics (for 12-bit): - Updated "ADC Analog Pad (pad going to one ADC)" row - In table, ADC conversion characteristics (for 10-bit): - Updated "ADC Analog Pad (pad going to one ADC)" row - In section, Analog Comparator (CMP) electrical specifications - In table, Comparator and 6-bit DAC electrical specifications: - Updated Min and Max values for V_{AIO} to +47 mV - Updated Max Value for t_{PLS} to 21 μs
74		MPC5746C Microcontroller Datasheet Data Sheet, Rev. 5.1, 05/2017. NXP Semiconductors - In section, Main oscillator electrical characteristics - In table, Main oscillator electrical characteristics:

Table 51. Revision History (continued)

Rev. No.	Date	Substantial Changes
Rev 4	9 March 2016	- In section, Voltage regulator electrical characteristics - In table, Voltage regulator electrical specifications: - Updated the footnote on $V_{DD_HV_BALLAST}$
Rev 5	27 February 2017	- In Family Comparison section: - Updated the "MPC5746C Family Comparison" table. - added "NVM Memory Map 1", "NVM Memory Map 2", and "RAM Memory Map" tables. - Updated the product version, flash memory size and optional fields information in Ordering Information section. - In Recommended Operating Conditions section, removed the note related to additional crossover current. - VDD_HV_C row added in "Voltage regulator electrical specifications" table in Voltage regulator electrical characteristics section. - In Voltage Monitor Electrical Characteristics section, updated the "Trimmed" Fall and Rise specs of VHVD_LV_cold parameter in "Voltage Monitor Electrical Characteristics" table. - In AC Electrical Specifications: 3.3 V Range section, changed the occurrences of "ipp_sre[1:0]" to "SIUL2_MSCRn.SRC[1:0]" in the table. - In DC Electrical Specifications: 3.3 V Range section, changed the occurrences of "ipp_sre[1:0]" to "SIUL2_MSCRn.SRC[1:0]" and updated "Vol min and max" values in the table. - In AC Electrical Specifications: 5 V Range section, changed the occurrences of "ipp_sre[1:0]" to "SIUL2_MSCRn.SRC[1:0]" in the table. - In DC Electrical Specifications: 5 V Range section, changed the occurrences of "ipp_sre[1:0]" to "SIUL2_MSCRn.SRC[1:0]" and updated "Vol min and max" values in the table. - In "Flash memory AC timing specifications" table in Flash memory AC timing specifications section: - Updated the "t_{psus}" typ value from 7 us to 9.4 us. - Updated the "t_{psus}" max value from 9.1 us to 11.5 us. - Added "Continuous SCK Timing" table in DSPI timing section. - Added "ADC pad leakage" at 105°C TA conditions in "ADC conversion characteristics (for 12-bit)" table in ADC electrical specifications section. - In "STANDBY Current consumption characteristics" table in Supply current characteristics section: - Updated the Typ and max values of IDD Standby current. - Added IDD Standby3 current spec for FIRC ON. - Removed IVDDHV and IVDDLHV specs in 16 MHz RC Oscillator electrical specifications section. - Added Reset Sequence section, with Reset Sequence Duration, BAF execution duration section, and Reset Sequence Distribution as its sub-sections.

Table continues on the next page...