



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	e200z4
Core Size	32-Bit
Speed	160MHz
Connectivity	CANbus, Ethernet, FlexRay, I <sup>2</sup> C, LINbus, SAI, SPI
Peripherals	DMA, I <sup>2</sup> S, LVD/HVD, POR, WDT
Number of I/O	65
Program Memory Size	3MB (3M x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	384K x 8
Voltage - Supply (Vcc/Vdd)	3.15V ~ 5.5V
Data Converters	A/D 68x10b, 31x12b SAR
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LBGA
Supplier Device Package	100-MAPBGA (11x11)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5746bsk1ammh6

**Family comparison** 

### Table 1. MPC5746C Family Comparison1 (continued)

Feature	MPC5745B	MPC5744B	MPC5746B	MPC5744C	MPC5745C	MPC5746C		
I <sup>2</sup> C	4	4	4	4				
SAI/I <sup>2</sup> S	3	3	3	3				
FXOSC			8 - 40	) MHz				
SXOSC			32 I	KHz				
FIRC			16 [	ИНz				
SIRC			128	KHz				
FMPLL			-	1				
Low Power Unit (LPU)			Y	es				
FlexRay 2.1 (dual channel)	Yes, 128 MB	Yes, 128 MB	Yes, 128 MB		Yes, 128 MB			
Ethernet (RMII, MII + 1588, Muti queue AVB support)	1	1	1	1				
CRC			-	1				
MEMU			2	2				
STCU2			-	1				
HSM-v2 (security)			Opti	onal				
Censorship			Y	es				
FCCU			-	1				
Safety level			Specific functions	ASIL-B certifiable				
User MBIST			Y	es				
I/O Retention in Standby			Y	es				
GPIO <sup>6</sup>			Up to 264 GPI an	d up to 246 GPIO				
Debug			JTA	GC,				
			cJT	AG				
Nexus		Z4 N3+ (C	Only available on 3	24BGA (developm	ent only))			
		Z2 N3+ (C	only available on 3	24BGA (developm	ent only))			
Packages	176 LQFP-EP	176 LQFP-EP	176 LQFP-EP					
	256 BGA	256 BGA	256 BGA	256 BGA 256 BGA 256 BGA,				
	100 BGA	100 BGA	100 BGA	100 BGA 100 BGA 324 BGA (developme only)				
						100 BGA		

<sup>1.</sup> Feature set dependent on selected peripheral multiplexing, table shows example. Peripheral availability is package dependent.

<sup>2.</sup> Based on 125°C ambient operating temperature and subject to full device characterization.

<sup>3.</sup> Contact NXP representative for part number

<sup>4.</sup> Additional SWT included when HSM option selected

<sup>5.</sup> See device datasheet and reference manual for information on to timer channel configuration and functions.

<sup>6.</sup> Estimated I/O count for largest proposed packages based on multiplexing with peripherals.

## 4.2 Recommended operating conditions

The following table describes the operating conditions for the device, and for which all specifications in the data sheet are valid, except where explicitly noted. The device operating conditions must not be exceeded in order to guarantee proper operation and reliability. The ranges in this table are design targets and actual data may vary in the given range.

#### NOTE

- For normal device operations, all supplies must be within operating range corresponding to the range mentioned in following tables. This is required even if some of the features are not used.
- If VDD\_HV\_A is in 3.3V range, VDD\_HV\_FLA should be externally supplied using a 3.3V source. If VDD\_HV\_A is in 3.3V range, VDD\_HV\_FLA should be shorted to VDD\_HV\_A.
- VDD\_HV\_A, VDD\_HV\_B and VDD\_HV\_C are all independent supplies and can each be set to 3.3V or 5V. The following tables: 'Recommended operating conditions (VDD\_HV\_x = 3.3 V)' and table 'Recommended operating conditions (VDD\_HV\_x = 5 V)' specify their ranges when configured in 3.3V or 5V respectively.

Table 6. Recommended operating conditions ( $V_{DD\_HV\_x} = 3.3 \text{ V}$ )

Symbol	Parameter	Conditions <sup>1</sup>	Min <sup>2</sup>	Max	Unit
$V_{DD\_HV\_A}$	HV IO supply voltage	_	3.15	3.6	V
$V_{DD\_HV\_B}$					
$V_{DD\_HV\_C}$					
V <sub>DD_HV_FLA</sub> <sup>3</sup>	HV flash supply voltage	_	3.15	3.6	V
V <sub>DD_HV_ADC1_REF</sub>	HV ADC1 high reference voltage	_	3.0	5.5	V
$V_{DD\_HV\_ADC0}$ $V_{DD\_HV\_ADC1}$	HV ADC supply voltage	_	max(VDD_H V_A,VDD_H V_B,VDD_H V_C) - 0.05	3.6	V
V <sub>SS_HV_ADC0</sub> V <sub>SS_HV_ADC1</sub>	HV ADC supply ground	_	-0.1	0.1	V
V <sub>DD_LV</sub> <sup>4, 5</sup>	Core supply voltage	_	1.2	1.32	V
V <sub>IN1_CMP_REF</sub> <sup>6, 7</sup>	Analog Comparator DAC reference voltage	_	3.15	3.6	V
I <sub>INJPAD</sub>	Injected input current on any pin during overload condition	_	-3.0	3.0	mA

Table continues on the next page...

Table 6. Recommended operating conditions ( $V_{DD\ HV\ x} = 3.3\ V$ ) (continued)

Symbol	Parameter	Conditions <sup>1</sup>	Min <sup>2</sup>	Max	Unit
T <sub>A</sub> <sup>8</sup>	Ambient temperature under bias	f <sub>CPU</sub> ≤ 160 MHz	-40	125	°C
T <sub>J</sub>	Junction temperature under bias	_	-40	150	°C

- 1. All voltages are referred to  $V_{SS\ HV}$  unless otherwise specified
- Device will be functional down (and electrical specifications as per various datasheet parameters will be guaranteed) to the point where one of the LVD/HVD resets the device. When voltage drops outside range for an LVD/HVD, device is reset.
- 3. VDD\_HV\_FLA must be connected to VDD\_HV\_A when VDD\_HV\_A = 3.3V
- 4. Only applicable when supplying from external source.
- 5. VDD\_LV supply pins should never be grounded (through a small impedance). If these are not driven, they should only be left floating.
- 6. VIN1\_CMP\_REF ≤ VDD\_HV\_A
- 7. This supply is shorted VDD\_HV\_A on lower packages.
- 8. T<sub>J</sub>=150°C. Assumes T<sub>A</sub>=125°C
  - Assumes maximum θJA of 2s2p board. See Thermal attributes

#### NOTE

If VDD\_HV\_A is in 5V range, it is necessary to use internal Flash supply 3.3V regulator. VDD\_HV\_FLA should not be supplied externally and should only have decoupling capacitor.

Table 7. Recommended operating conditions ( $V_{DD\ HV\ x} = 5\ V$ )

Symbol	Parameter	Conditions <sup>1</sup>	Min <sup>2</sup>	Max	Unit
V <sub>DD_HV_A</sub>	HV IO supply voltage	_	4.5	5.5	V
$V_{DD\_HV\_B}$					
V <sub>DD_HV_C</sub>					
V <sub>DD_HV_FLA</sub> <sup>3</sup>	HV flash supply voltage	_	3.15	3.6	V
V <sub>DD_HV_ADC1_REF</sub>	HV ADC1 high reference voltage	_	3.15	5.5	V
V <sub>DD_HV_ADC0</sub> V <sub>DD_HV_ADC1</sub>	HV ADC supply voltage	_	max(VDD_H V_A,VDD_H V_B,VDD_H V_C) - 0.05	5.5	V
V <sub>SS_HV_ADC0</sub> V <sub>SS_HV_ADC1</sub>	HV ADC supply ground	_	-0.1	0.1	V
V <sub>DD_LV</sub> <sup>4</sup>	Core supply voltage	_	1.2	1.32	V
V <sub>IN1_CMP_REF</sub> <sup>5, 6</sup>	Analog Comparator DAC reference voltage	_	3.15	5.5 <sup>5</sup>	V
I <sub>INJPAD</sub>	Injected input current on any pin during overload condition	_	-3.0	3.0	mA
T <sub>A</sub> <sup>7</sup>	Ambient temperature under bias	f <sub>CPU</sub> ≤ 160 MHz	-40	125	°C
T <sub>J</sub>	Junction temperature under bias	_	-40	150	°C

- 1. All voltages are referred to  $V_{SS\ HV}$  unless otherwise specified
- 2. Device will be functional down (and electrical specifications as per various datasheet parameters will be guaranteed) to the point where one of the LVD/HVD resets the device. When voltage drops outside range for an LVD/HVD, device is reset.
- 3. When VDD\_HV is in 5 V range, VDD\_HV\_FLA cannot be supplied externally. This pin is decoupled with Cflash req-

Table 10. Current consumption characteristics (continued)

Symbol	Parameter	Conditions <sup>1</sup>	Min	Тур	Max	Unit
I <sub>DD_HV_ADC_REF</sub> 10, 11, 11	ADC REF Operating current	$T_a = 125  ^{\circ}C^5$		200	400	μΑ
11, 11		2 ADCs operating at 80 MHz				
		$V_{DD\_HV\_ADC\_REF} = 5.5 \text{ V}$				
		T <sub>a</sub> = 105 °C	_	200	_	
		2 ADCs operating at 80 MHz				
		$V_{DD\_HV\_ADC\_REF} = 5.5 \text{ V}$				
		T <sub>a</sub> = 85 °C	_	200	_	
		2 ADCs operating at 80 MHz				
		$V_{DD\_HV\_ADC\_REF} = 5.5 \text{ V}$				
		T <sub>a</sub> = 25 °C	_	200	_	
		2 ADCs operating at 80 MHz				
		$V_{DD\_HV\_ADC\_REF} = 3.6 \text{ V}$				
I <sub>DD_HV_ADCx</sub> 11	ADC HV Operating current	$T_a = 125  ^{\circ}C^5$	_	1.2	2	mA
		ADC operating at 80 MHz				
		$V_{DD\_HV\_ADC} = 5.5 \text{ V}$				
		T <sub>a</sub> = 25 °C	_	1	2	
		ADC operating at 80 MHz				
		$V_{DD\_HV\_ADC} = 3.6 \text{ V}$				
I <sub>DD_HV_FLASH</sub> 12	Flash Operating current during read	$T_a = 125  ^{\circ}C^5$	_	40	45	mA
	access	3.3 V supplies				
		160 MHz frequency				
		T <sub>a</sub> = 105 °C	_	40	45	
		3.3 V supplies				
		160 MHz frequency				
		T <sub>a</sub> = 85 °C	_	40	45	
		3.3 V supplies				
		160 MHz frequency				

- 1. The content of the Conditions column identifies the components that draw the specific current.
- 2. Single e200Z4 core cache disabled @80 MHz, no FlexRay, no ENET, 2 x CAN, 8 LINFlexD, 2 SPI, ADC0 and 1 used constantly, no HSM, Memory: 2M flash, 128K RAM RUN mode, Clocks: FIRC on, XOSC, PLL on, SIRC on for TOD, no 32KHz crystal (TOD runs off SIRC).
- 3. Recommended Transistors:MJD31 @ 85°C, 105°C and 125°C. In case of internal ballast mode, it is expected that the external ballast is not mounted and BAL\_SELECT\_INT pin is tied to VDD\_HV\_A supply on board. Internal ballast can be used for all use cases with current consumption upto 150mA
- 4. The power consumption does not consider the dynamic current of I/Os
- 5. Tj=150°C. Assumes Ta=125°C
  - Assumes maximum θJA of 2s2p board. SeeThermal attributes
- e200Z4 core, 160MHz, cache enabled; e200Z2 core, 80MHz, no FlexRay, no ENET, 7 CAN, 16 LINFlexD, 4 SPI, 1x ADC used constantly, includes HSM at start-up / periodic use, Memory: 3M flash, 256K RAM, Clocks: FIRC on, XOSC on, PLL on, SIRC on, no 32KHz crystal
- e200Z4 core, 120MHz, cache enabled; e200Z2 core, 60MHz; no FlexRay, no ENET, 7 CAN, 16 LINFlexD, 4 SPI, 1x ADC used constantly, includes HSM at start-up / periodic use, Memory: 3M flash, 128K RAM, Clocks: FIRC on, XOSC on, PLL on, SIRC on, no 32KHz crystal

## 4.7 Electromagnetic Compatibility (EMC) specifications

EMC measurements to IC-level IEC standards are available from NXP on request.

# 5 I/O parameters

## 5.1 AC specifications @ 3.3 V Range

Table 14. Functional Pad AC Specifications @ 3.3 V Range

Symbol	-	elay (ns) <sup>1</sup> I/H>L	Rise/Fall	Edge (ns)	Drive Load (pF)	SIUL2_MSCRn[SRC 1:0]
	Min	Max	Min	Max	1 [	MSB,LSB
pad_sr_hv		6/6		1.9/1.5	25	11
(output)	2.5/2.5	8.25/7.5	0.8/0.6	3.25/3	50	
(output)	6.4/5	19.5/19.5	3.5/2.5	12/12	200	
	2.2/2.5	8/8	0.55/0.5	3.9/3.5	25	10
	0.090	1.1	0.035	1.1	asymmetry <sup>2</sup>	
	2.9/3.5	12.5/11	1/1	7/6	50	
	11/8	35/31	7.7/5	25/21	200	
	8.3/9.6	45/45	4/3.5	25/25	50	01 <sup>3</sup>
	13.5/15	65/65	6.3/6.2	30/30	200	
	13/13	75/75	6.8/6	40/40	50	00 <sup>3</sup>
	21/22	100/100	11/11	51/51	200	
pad_i_hv/ pad_sr_hv		2/2		0.5/0.5	0.5	NA
(input) <sup>4</sup>						

<sup>1.</sup> As measured from 50% of core side input to Voh/Vol of the output

### NOTE

The specification given above is based on simulation data into an ideal lumped capacitor. Customer should use IBIS models for their specific board/loading conditions to simulate the expected signal integrity and edge rates of their system.

### NOTE

The specification given above is measured between 20% / 80%.

MPC5746C Microcontroller Datasheet Data Sheet, Rev. 5.1, 05/2017.

This row specifies the min and max asymmetry between both the prop delay and the edge rates for a given PVT and 25pF load. Required for the Flexray spec.

<sup>3.</sup> Slew rate control modes

<sup>4.</sup> Input slope = 2ns

Table 20. ADC conversion characteristics (for 12-bit) (continued)

Symbol	Parameter	Conditions	Min	Typ <sup>1</sup>	Max	Unit
R <sub>AD</sub> <sup>6</sup>	Internal resistance of analog source	_	_	_	825	Ω
INL	Integral non-linearity (precise channel)	_	-2	_	2	LSB
INL	Integral non-linearity (standard channel)	_	-3	_	3	LSB
DNL	Differential non-linearity	_	-1	_	1	LSB
OFS	Offset error	_	-6	_	6	LSB
GNE	Gain error	_	-4	_	4	LSB
ADC Analog Pad	Max leakage (precision channel)	150 °C	_	_	250	nA
(pad going to one ADC)	Max leakage (standard channel)	150 °C	_	_	2500	nA
7.50)	Max leakage (standard channel)	105 °C <sub>TA</sub>	_	5	250	nA
	Max positive/negative injection		-5	_	5	mA
TUE <sub>precision channels</sub>	Total unadjusted error for precision	Without current injection	-6	+/-4	6	LSB
	channels	With current injection <sup>7, 7</sup>		+/-5		LSB
TUE <sub>standard/extended</sub>	Total unadjusted error for standard/	Without current injection	-8	+/-6	8	LSB
channels	extended channels	With current injection <sup>7</sup>		+/-8		LSB
t <sub>recovery</sub>	STOP mode to Run mode recovery time				< 1	μs

- 1. Active ADC input, VinA < [min(ADC\_VrefH, ADC\_ADV, VDD\_HV\_IOx)]. VDD\_HV\_IOx refers to I/O segment supply voltage. Violation of this condition would lead to degradation of ADC performance. Please refer to Table: 'Absolute maximum ratings' to avoid damage. Refer to Table: 'Recommended operating conditions (VDD\_HV\_x = 3.3 V)' for required relation between IO\_supply\_A,B,C and ADC\_Supply.
- 2. The internally generated clock (known as AD\_clk or ADCK) could be same as the peripheral clock or half of the peripheral clock based on register configuration in the ADC.
- 3. During the sample time the input capacitance C<sub>S</sub> can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t<sub>sample</sub>. After the end of the sample time t<sub>sample</sub>, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t<sub>sample</sub> depend on programming.
- 4. This parameter does not include the sample time t<sub>sample</sub>, but only the time for determining the digital result and the time to load the result register with the conversion result.
- 5. Apart from tsample and tconv, few cycles are used up in ADC digital interface and hence the overall throughput from the ADC is lower.
- 6. See Figure 6.
- 7. Current injection condition for ADC channels is defined for an inactive ADC channel (on which conversion is NOT being performed), and this occurs when voltage on the ADC pin exceeds the I/O supply or ground. However, absolute maximum voltage spec on pad input (VINA, see Table: Absolute maximum ratings) must be honored to meet TUE spec quoted here

Table 21. ADC conversion characteristics (for 10-bit)

Symbol	Parameter	Conditions	Min	Typ <sup>1</sup>	Max	Unit
f <sub>CK</sub>	ADC Clock frequency (depends on ADC configuration) (The duty cycle depends on AD_CK <sup>2</sup> frequency.)	_	15.2	80	80	MHz
f <sub>s</sub>	Sampling frequency	_	_	_	1.00	MHz
t <sub>sample</sub>	Sample time <sup>3</sup>	80 MHz@ 100 ohm source impedance	275	_	_	ns

Table continues on the next page...

#### MPC5746C Microcontroller Datasheet Data Sheet, Rev. 5.1, 05/2017.

Table 21. ADC conversion characteristics (for 10-bit) (continued)

Symbol	Parameter	Conditions	Min	Typ <sup>1</sup>	Max	Unit
t <sub>conv</sub>	Conversion time <sup>4</sup>	80 MHz	550	_	_	ns
t <sub>total_conv</sub>	Total Conversion time tsample + tconv (for standard channels)	80 MHz	1	_	_	μs
	Total Conversion time tsample + tconv (for extended channels)		1.5	_	_	
C <sub>S</sub> <sup>5</sup>	ADC input sampling capacitance	_	_	3	5	pF
C <sub>P1</sub> <sup>5</sup>	ADC input pin capacitance 1	_	_	_	5	pF
C <sub>P2</sub> <sup>5</sup>	ADC input pin capacitance 2	_	_	_	0.8	pF
R <sub>SW1</sub> <sup>5</sup>	Internal resistance of analog	V <sub>REF</sub> range = 4.5 to 5.5 V	_	_	0.3	kΩ
	source	V <sub>REF</sub> range = 3.15 to 3.6 V	_	_	875	Ω
R <sub>AD</sub> <sup>5</sup>	Internal resistance of analog source	_	_	_	825	Ω
INL	Integral non-linearity	_	-2	_	2	LSB
DNL	Differential non-linearity	_	-1	_	1	LSB
OFS	Offset error	_	-4	_	4	LSB
GNE	Gain error	_	-4	_	4	LSB
ADC Analog Pad	Max leakage (standard channel)	150 °C	_	_	2500	nA
(pad going to one ADC)	Max positive/negative injection		-5	_	5	mA
ADO)	Max leakage (standard channel)	105 °C <sub>TA</sub>	_	5	250	nA
TUE <sub>standard/extended</sub>	Total unadjusted error for standard	Without current injection	-4	+/-3	4	LSB
channels	channels	With current injection <sup>6</sup>		+/-4		LSB
t <sub>recovery</sub>	STOP mode to Run mode recovery time				< 1	μs

- 1. Active ADC Input, VinA < [min(ADC\_ADV, IO\_Supply\_A,B,C)]. Violation of this condition would lead to degradation of ADC performance. Please refer to Table: 'Absolute maximum ratings' to avoid damage. Refer to Table: 'Recommended operating conditions' for required relation between IO\_supply\_A, B, C and ADC\_Supply.
- 2. The internally generated clock (known as AD\_clk or ADCK) could be same as the peripheral clock or half of the peripheral clock based on register configuration in the ADC.
- 3. During the sample time the input capacitance C<sub>S</sub> can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t<sub>sample</sub>. After the end of the sample time t<sub>sample</sub>, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t<sub>sample</sub> depend on programming.
- 4. This parameter does not include the sample time t<sub>sample</sub>, but only the time for determining the digital result and the time to load the result register with the conversion result.
- 5. See Figure 65
- 6. Current injection condition for ADC channels is defined for an inactive ADC channel (on which conversion is NOT being performed), and this occurs when voltage on the ADC pin exceeds the I/O supply or ground. However, absolute maximum voltage spec on pad input (VINA, see Table: Absolute maximum ratings) must be honored to meet TUE spec quoted here




Figure 7. Oscillator connections scheme

Table 23. Main oscillator electrical characteristics

Symbol	Parameter	Mode	Conditions	Min	Тур	Max	Unit	
f <sub>xoschs</sub>	Oscillator frequency	FSP/LCP		8		40	MHz	
9 <sub>m</sub> XOSCHS	Driver	LCP			23		mA/V	
	Transconduct ance	FSP			33			
V <sub>XOSCHS</sub>	Oscillation	LCP <sup>1, 2, 1, 2</sup>	8 MHz		1.0		V <sub>PP</sub>	
	Amplitude		16 MHz		1.0			
				40 MHz		0.8		
T <sub>XOSCHSSU</sub>	Startup time	FSP/LCP <sup>1</sup>	8 MHz		2		ms	
			16 MHz	1	1			
			40 MHz	1	0.5			

Table continues on the next page...

MPC5746C Microcontroller Datasheet Data Sheet, Rev. 5.1, 05/2017.

#### **Memory interfaces**

Table 33. Flash memory AC timing specifications (continued)

Symbol	Characteristic	Min	Typical	Max	Units
t <sub>drcv</sub>	Time to recover once exiting low power mode.	16 plus seven system clock periods.	_	45 plus seven system clock periods	μs
t <sub>aistart</sub>	Time from 0 to 1 transition of UT0-AIE initiating a Margin Read or Array Integrity until the UT0-AID bit is cleared. This time also applies to the resuming from a suspend or breakpoint by clearing AISUS or clearing NAIBP	_	_	5	ns
t <sub>aistop</sub>	Time from 1 to 0 transition of UT0-AIE initiating an Array Integrity abort until the UT0-AID bit is set. This time also applies to the UT0-AISUS to UT0-AID setting in the event of a Array Integrity suspend request.	_	_	80 plus fifteen system clock periods	ns
t <sub>mrstop</sub>	Time from 1 to 0 transition of UT0-AIE initiating a Margin Read abort until the UT0-AID bit is set. This time also applies to the UT0-AISUS to UT0-AID setting in the event of a Margin Read suspend request.	10.36 plus four system clock periods	_	20.42 plus four system clock periods	μѕ

# 6.3.6 Flash read wait state and address pipeline control settings

The following table describes the recommended RWSC and APC settings at various operating frequencies based on specified intrinsic flash access times of the flash module controller array at 125 °C.

Table 34. Flash Read Wait State and Address Pipeline Control Combinations

Flash frequency	RWSC setting	APC setting
0 MHz < fFlash <= 33 MHz	0	0
33 MHz < fFlash <= 100 MHz	2	1
100 MHz < fFlash <= 133 MHz	3	1
133 MHz < fFlash <= 160 MHz	4	1




Figure 14. DSPI modified transfer format timing – slave, CPHA = 0




Figure 15. DSPI modified transfer format timing — slave, CPHA = 1




Figure 16. DSPI PCS strobe (PCSS) timing

#### FlexRay electrical specifications

1. All parameters specified for VDD\_HV\_IOx = 3.3 V -5%,  $+\pm10\%$ , TJ = -40 oC / 150 oC.

### 6.4.3 Ethernet switching specifications

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

### 6.4.3.1 MII signal switching specifications

The following timing specs meet the requirements for MII style interfaces for a range of transceiver devices.

Symbol	Description	Min.	Max.	Unit
_	RXCLK frequency	_	25	MHz
MII1	RXCLK pulse width high	35%	65%	RXCLK
				period
MII2	RXCLK pulse width low	35%	65%	RXCLK
				period
MII3	RXD[3:0], RXDV, RXER to RXCLK setup	5	_	ns
MII4	RXCLK to RXD[3:0], RXDV, RXER hold	5	_	ns
_	TXCLK frequency	_	25	MHz
MII5	TXCLK pulse width high	35%	65%	TXCLK
				period
MII6	TXCLK pulse width low	35%	65%	TXCLK
				period
MII7	TXCLK to TXD[3:0], TXEN, TXER invalid	2	_	ns
MII8	TXCLK to TXD[3:0], TXEN, TXER valid		25	ns

Table 41. MII signal switching specifications




Figure 21. RMII/MII transmit signal timing diagram

MPC5746C Microcontroller Datasheet Data Sheet, Rev. 5.1, 05/2017.




Figure 22. RMII/MII receive signal timing diagram

### 6.4.3.2 RMII signal switching specifications

The following timing specs meet the requirements for RMII style interfaces for a range of transceiver devices.

Num **Description** Min. Max. Unit EXTAL frequency (RMII input clock RMII\_CLK) MHz 50 RMII1 RMII\_CLK pulse width high 35% 65% RMII CLK period RMII2 RMII\_CLK pulse width low 35% 65% RMII\_CLK period RMII3 RXD[1:0], CRS\_DV, RXER to RMII\_CLK setup 4 ns RMII4 RMII\_CLK to RXD[1:0], CRS\_DV, RXER hold 2 ns RMII7 RMII\_CLK to TXD[1:0], TXEN invalid 4 ns RMII\_CLK to TXD[1:0], TXEN valid RMII8 15

Table 42. RMII signal switching specifications

## 6.4.4 SAI electrical specifications

All timing requirements are specified relative to the clock period or to the minimum allowed clock period of a device

Table 43. Master mode SAI Timing

Table continues on the next page...

MPC5746C Microcontroller Datasheet Data Sheet, Rev. 5.1, 05/2017.

Table 44. Slave mode SAI Timing (continued)

No	Parameter	Value		Unit
		Min Max		
S15	SAI_BCLK to SAI_TXD/SAI_FS output valid	-	28	ns
S16	SAI_BCLK to SAI_TXD/SAI_FS output invalid	0	-	ns
S17	SAI_RXD setup before SAI_BCLK	10	-	ns
S18	SAI_RXD hold after SAI_BCLK	2	-	ns




Figure 24. Slave mode SAI Timing

# 6.5 Debug specifications

# 6.5.1 JTAG interface timing

Table 45. JTAG pin AC electrical characteristics <sup>1</sup>

#	Symbol	Characteristic	Min	Max	Unit
1	t <sub>JCYC</sub>	TCK Cycle Time <sup>2, 2</sup>	62.5	_	ns
2	t <sub>JDC</sub>	TCK Clock Pulse Width	40	60	%
3	t <sub>TCKRISE</sub>	TCK Rise and Fall Times (40% - 70%)	_	3	ns
4	t <sub>TMSS</sub> , t <sub>TDIS</sub>	TMS, TDI Data Setup Time	5	_	ns
5	t <sub>TMSH</sub> , t <sub>TDIH</sub>	TMS, TDI Data Hold Time	5	_	ns
6	t <sub>TDOV</sub>	TCK Low to TDO Data Valid	_	20 <sup>3, 3</sup>	ns
7	t <sub>TDOI</sub> TCK Low to TDO Data Invalid		0	_	ns
8	t <sub>TDOHZ</sub> TCK Low to TDO High Impedance		_	15	ns
11	t <sub>BSDV</sub>	TCK Falling Edge to Output Valid	_	600 <sup>4, 4</sup>	ns

Table continues on the next page...

MPC5746C Microcontroller Datasheet Data Sheet, Rev. 5.1, 05/2017.

#### **Debug specifications**

### Table 45. JTAG pin AC electrical characteristics <sup>1</sup> (continued)

#	Symbol	Characteristic	Min	Max	Unit
12	t <sub>BSDVZ</sub>	TCK Falling Edge to Output Valid out of High Impedance		600	ns
13	t <sub>BSDHZ</sub>	TCK Falling Edge to Output High Impedance	_	600	ns
14	14 t <sub>BSDST</sub> Boundary Scan Input Valid to TCK Rising Edge		15	_	ns
15	t <sub>BSDHT</sub>	TCK Rising Edge to Boundary Scan Input Invalid	15	_	ns

- 1. These specifications apply to JTAG boundary scan only.
- 2. This timing applies to TDI, TDO, TMS pins, however, actual frequency is limited by pad type for EXTEST instructions. Refer to pad specification for allowed transition frequency
- 3. Timing includes TCK pad delay, clock tree delay, logic delay and TDO output pad delay.
- 4. Applies to all pins, limited by pad slew rate. Refer to IO delay and transition specification and add 20 ns for JTAG delay.




Figure 25. JTAG test clock input timing

### **Debug specifications**




Figure 30. Nexus TDI, TMS, TDO timing

## 6.5.3 WKPU/NMI timing

Table 47. WKPU/NMI glitch filter

No.	Symbol	Parameter	Min	Тур	Max	Unit
1	$W_{FNMI}$	NMI pulse width that is rejected	_	_	20	ns
2	W <sub>NFNMI</sub> D	NMI pulse width that is passed	400	_	_	ns

#### Thermal attributes

Board type	Symbol	Description	176LQFP	Unit	Notes
Four-layer (2s2p)	R <sub>0JMA</sub>	Thermal resistance, junction to ambient (200 ft./ min. air speed)	17.8	°C/W	1, 3
_	$R_{\theta JB}$	Thermal resistance, junction to board	10.9	°C/W	44
_	R <sub>0JC</sub>	Thermal resistance, junction to case	8.4	°C/W	55
_	$\Psi_{ m JT}$	Thermal resistance, junction to package top	0.5	°C/W	66
_	$\Psi_{JB}$	Thermal characterization parameter, junction to package bottom	0.3	°C/W	77

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.
- 3. Per JEDEC JESD51-6 with the board horizontal.
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 6. Thermal resistance between the die and the solder pad on the bottom of the package based on simulation without any interface resistance. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.
- 7. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

Board type	Symbol	Description	324 MAPBGA	Unit	Notes
Single-layer (1s)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	31.0	°C/W	11, 22
Four-layer (2s2p)	R <sub>0JA</sub>	Thermal resistance, junction to ambient (natural convection)	24.3	°C/W	1,2,33
Single-layer (1s)	R <sub>eJMA</sub>	Thermal resistance, junction to ambient (200 ft./ min. air speed)	23.5	°C/W	1, 3
Four-layer (2s2p)	R <sub>0JMA</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	20.1	°C/W	1,3

Table continues on the next page...

Board type	Symbol	Description	324 MAPBGA	Unit	Notes
_	$R_{ heta JB}$	Thermal resistance, junction to board	16.8	°C/W	44
_	R <sub>θJC</sub>	Thermal resistance, junction to case	7.4	°C/W	55
_	$\Psi_{ m JT}$	Thermal characterization parameter, junction to package top natural convection	0.2	°C/W	66
_	$\Psi_{JB}$	Thermal characterization parameter, junction to package bottom natural convection	7.3	°C/W	77

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per JEDEC JESD51-2 with the single layer board horizontal. Board meets JESD51-9 specification.
- 3. Per JEDEC JESD51-6 with the board horizontal
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.
- 7. Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

Board type	Symbol	Description	256 MAPBGA	Unit	Notes
Single-layer (1s)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	42.6	°C/W	11, 22
Four-layer (2s2p)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	26.0	°C/W	1,2,33
Single-layer (1s)	R <sub>θJMA</sub>	Thermal resistance, junction to ambient (200 ft./ min. air speed)	31.0	°C/W	1,3
Four-layer (2s2p)	R <sub>θJMA</sub>	Thermal resistance, junction to ambient (200 ft./ min. air speed)	21.3	°C/W	1,3
_	$R_{\theta JB}$	Thermal resistance, junction to board	12.8	°C/W	44

Table continues on the next page...

#### Thermal attributes

Board type	Symbol	Description	256 MAPBGA	Unit	Notes
_	R <sub>eJC</sub>	Thermal resistance, junction to case	7.9	°C/W	55
_	$\Psi_{ m JT}$	Thermal characterization parameter, junction to package top outside center (natural convection)	0.2	°C/W	66
_	R <sub>0JB_CSB</sub>	Thermal characterization parameter, junction to package bottom outside center (natural convection)	9.0	°C/W	77

- Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.
- 3. Per JEDEC JESD51-6 with the board horizontal
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.
- 7. Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

Board type	Symbol	Description	100 MAPBGA	Unit	Notes
Single-layer (1s)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	50.9	°C/W	1, 21,2
Four-layer (2s2p)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	27.0	°C/W	1,2,33
Single-layer (1s)	R <sub>ӨЈМА</sub>	Thermal resistance, junction to ambient (200 ft./ min. air speed)	38.0	°C/W	1,3
Four-layer (2s2p)	R <sub>θJMA</sub>	Thermal resistance, junction to ambient (200 ft./ min. air speed)	22.2	°C/W	1,3

Table continues on the next page...

#### Reset sequence

68




Figure 32. Destructive reset sequence, BIST enabled




Figure 33. Destructive reset sequence, BIST disabled




Figure 34. External reset sequence long, BIST enabled




Figure 35. Functional reset sequence long

.... ...., ...., ...., ...., ....

75

## **Table 51. Revision History (continued)**

Rev. No.	Date	Substantial Changes
Rev 4	9 March 2016	In section, Voltage regulator electrical characteristics     In table, Voltage regulator electrical specifications:         Updated the footnote on V <sub>DD_HV_BALLAST</sub>
Rev 5	27 February 2017	<ul> <li>In Family Comparison section:         <ul> <li>Updated the "MPC5746C Family Comparison" table.</li> <li>added "NVM Memory Map 1", "NVM Memory Map 2", and "RAM Memory Map" tables.</li> </ul> </li> </ul>
		<ul> <li>Updated the product version, flash memory size and optional fields information in Ordering Information section.</li> </ul>
		<ul> <li>In Recommended Operating Conditions section, removed the note related to additional crossover current.</li> </ul>
		VDD_HV_C row added in "Voltage regulator electrical specifications" table in Voltage regulator electrical characteristics section.
		<ul> <li>In Voltage Monitor Electrical Characteristics section, updated the "Trimmed" Fall and Rise specs of VHVD_LV_cold parameter in "Voltage Monitor Electrical Characteristics" table.</li> </ul>
		<ul> <li>In AC Electrical Specifications: 3.3 V Range section, changed the occurrences of "ipp_sre[1:0]" to "SIUL2_MSCRn.SRC[1:0]" in the table.</li> <li>In DC Electrical Specifications: 3.3 V Range section, changed the occurrences of</li> </ul>
		<ul> <li>"ipp_sre[1:0]" to "SIUL2_MSCRn.SRC[1:0]" and updated "Vol min and max" values in the table.</li> <li>In AC Electrical Specifications: 5 V Range section, changed the occurrences of "ipp_sre[1:0]" to "SIUL2_MSCRn.SRC[1:0]" in the table.</li> <li>In DC Electrical Specifications: 5 V Range section, changed the occurrences of "ipp_sre[1:0]" to "SIUL2_MSCRn.SRC[1:0]" and updated "Vol min and max" values in</li> </ul>
		<ul> <li>In "Flash memory AC timing specifications" table in Flash memory AC timing specifications section:</li> </ul>
		<ul> <li>Updated the "t<sub>psus</sub>" typ value from 7 us to 9.4 us.</li> <li>Updated the "t<sub>psus</sub>" max value from 9.1 us to 11.5 us.</li> </ul>
		Added "Continuous SCK Timing" table in DSPI timing section.
		<ul> <li>Added "ADC pad leakage" at 105°C TA conditions in "ADC conversion characteristics (for 12-bit)" table in ADC electrical specifications section.</li> </ul>
		<ul> <li>In "STANDBY Current consumption characteristics" table in Supply current characteristics section:</li> <li>Updated the Typ and max values of IDD Standby current.</li> <li>Added IDD Standby3 current spec for FIRC ON.</li> </ul>
		Removed IVDDHV and IVDDLV specs in 16 MHz RC Oscillator electrical specifications section.
		Added Reset Sequence section, with Reset Sequence Duration, BAF execution duration section, and Reset Sequence Distribution as its sub-sections.

Table continues on the next page...