

Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	e200z2, e200z4
Core Size	32-Bit Dual-Core
Speed	80MHz/160MHz
Connectivity	CANbus, Ethernet, I <sup>2</sup> C, LINbus, SAI, SPI, USB, USB OTG
Peripherals	DMA, LVD, POR, WDT
Number of I/O	129
Program Memory Size	3MB (3M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 80x10b, 64x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP Exposed Pad
Supplier Device Package	176-LQFP (24x24)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5746cbk1amku6">https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5746cbk1amku6</a>

**Table 1. MPC5746C Family Comparison<sup>1</sup> (continued)**

Feature	MPC5745B	MPC5744B	MPC5746B	MPC5744C	MPC5745C	MPC5746C
I <sup>2</sup> C	4	4	4	4		
SAI/I <sup>2</sup> S	3	3	3	3		
FXOSC	8 - 40 MHz					
SXOSC	32 KHz					
FIRC	16 MHz					
SIRC	128 KHz					
FMPLL	1					
Low Power Unit (LPU)	Yes					
FlexRay 2.1 (dual channel)	Yes, 128 MB	Yes, 128 MB	Yes, 128 MB	Yes, 128 MB		
Ethernet (RMII, MII + 1588, Muti queue AVB support)	1	1	1	1		
CRC	1					
MEMU	2					
STCU2	1					
HSM-v2 (security)	Optional					
Censorship	Yes					
FCCU	1					
Safety level	Specific functions ASIL-B certifiable					
User MBIST	Yes					
I/O Retention in Standby	Yes					
GPIO <sup>6</sup>	Up to 264 GPI and up to 246 GPIO					
Debug	JTAGC, cJTAG					
Nexus	Z4 N3+ (Only available on 324BGA (development only) ) Z2 N3+ (Only available on 324BGA (development only) )					
Packages	176 LQFP-EP 256 BGA 100 BGA	176 LQFP-EP 256 BGA 100 BGA	176 LQFP-EP 256 BGA 100 BGA	176 LQFP-EP 256 BGA 100 BGA	176 LQFP-EP 256 BGA 100 BGA	176 LQFP-EP 256 BGA, 324 BGA (development only) 100 BGA

1. Feature set dependent on selected peripheral multiplexing, table shows example. Peripheral availability is package dependent.
2. Based on 125°C ambient operating temperature and subject to full device characterization.
3. Contact NXP representative for part number
4. Additional SWT included when HSM option selected
5. See device datasheet and reference manual for information on timer channel configuration and functions.
6. Estimated I/O count for largest proposed packages based on multiplexing with peripherals.

**Table 4. MPC5746C Family Comparison - RAM Memory Map (continued)**

Start Address	End Address	Allocated size	Description	MPC5744	MPC5745	MPC5746
0x40030000	0x4003FFFF	64 KB	SRAM4	not available	available	available
0x40040000	0x4004FFFF	64 KB	SRAM5	not available	not available	available
0x40050000	0x4005FFFF	64 KB	SRAM6	not available	not available	available
0x40060000	0x4006FFFF	64 KB	SRAM7	not available	not available	optional
0x40070000	0x4007FFFF	64 KB	SRAM8	not available	not available	optional

## 3 Ordering parts

### 3.1 Determining valid orderable parts

To determine the orderable part numbers for this device, go to [www.nxp.com](http://www.nxp.com) and perform a part number search for the following device number: MPC5746C.

Stress beyond the listed maximum values may affect device reliability or cause permanent damage to the device.

**Table 5. Absolute maximum ratings**

Symbol	Parameter	Conditions <sup>1</sup>	Min	Max	Unit
$V_{DD\_HV\_A}$ , $V_{DD\_HV\_B}$ , $V_{DD\_HV\_C}$ <sup>2,3</sup>	3.3 V - 5.5V input/output supply voltage	—	−0.3	6.0	V
$V_{DD\_HV\_FLA}$ <sup>4,5</sup>	3.3 V flash supply voltage (when supplying from an external source in bypass mode)	—	−0.3	3.63	V
$V_{DD\_LP\_DEC}$ <sup>6</sup>	Decoupling pin for low power regulators <sup>7</sup>	—	−0.3	1.32	V
$V_{DD\_HV\_ADC1\_REF}$ <sup>8</sup>	3.3 V / 5.0 V ADC1 high reference voltage	—	−0.3	6	V
$V_{DD\_HV\_ADC0}$ $V_{DD\_HV\_ADC1}$	3.3 V to 5.5V ADC supply voltage	—	−0.3	6.0	V
$V_{SS\_HV\_ADC0}$ $V_{SS\_HV\_ADC1}$	3.3V to 5.5V ADC supply ground	—	−0.1	0.1	V
$V_{DD\_LV}$ <sup>9, 10, 10, 11, 11, 12</sup>	Core logic supply voltage	—	−0.3	1.32	V
$V_{INA}$	Voltage on analog pin with respect to ground ( $V_{SS\_HV}$ )	—	−0.3	Min ( $V_{DD\_HV\_x}$ , $V_{DD\_HV\_ADCx}$ , $V_{DD\_ADCx\_REF}$ ) +0.3	V
$V_{IN}$	Voltage on any digital pin with respect to ground ( $V_{SS\_HV}$ )	Relative to $V_{DD\_HV\_A}$ , $V_{DD\_HV\_B}$ , $V_{DD\_HV\_C}$	−0.3	$V_{DD\_HV\_x} + 0.3$	V
$I_{INJPAD}$	Injected input current on any pin during overload condition	Always	−5	5	mA
$I_{INJSUM}$	Absolute sum of all injected input currents during overload condition	—	−50	50	mA
$T_{ramp}$	Supply ramp rate	—	0.5 V / min	100V/ms	—
$T_A$ <sup>13</sup>	Ambient temperature	—	−40	125	°C
$T_{STG}$	Storage temperature	—	−55	165	°C

1. All voltages are referred to  $V_{SS\_HV}$  unless otherwise specified
2.  $V_{DD\_HV\_B}$  and  $V_{DD\_HV\_C}$  are common together on the 176 LQFP-EP package.
3. Allowed  $V_{DD\_HV\_x} = 5.5\text{--}6.0$  V for 60 seconds cumulative time with no restrictions, for 10 hours cumulative time device in reset,  $T_J = 150^\circ\text{C}$ , remaining time at or below 5.5 V.
4.  $V_{DD\_HV\_FLA}$  must be connected to  $V_{DD\_HV\_A}$  when  $V_{DD\_HV\_A} = 3.3\text{V}$
5.  $V_{DD\_HV\_FLA}$  must be disconnected from ANY power sources when  $V_{DD\_HV\_A} = 5\text{V}$
6. This pin should be decoupled with low ESR 1  $\mu\text{F}$  capacitor.
7. Not available for input voltage, only for decoupling internal regulators
8. 10-bit ADC does not have dedicated reference and its reference is bonded to 10-bit ADC supply( $V_{DD\_HV\_ADC0}$ ) inside the package.
9. Allowed 1.45 – 1.5 V for 60 seconds cumulative time at maximum  $T_J = 150^\circ\text{C}$ , remaining time as defined in footnotes 10 and 11.
10. Allowed 1.38 – 1.45 V– for 10 hours cumulative time at maximum  $T_J = 150^\circ\text{C}$ , remaining time as defined in footnote 11.
11. 1.32 – 1.38 V range allowed periodically for supply with sinusoidal shape and average supply value below 1.326 V at maximum  $T_J = 150^\circ\text{C}$ .
12. If HVD on core supply ( $V_{HVD\_LV\_x}$ ) is enabled, it will generate a reset when supply goes above threshold.
13.  $T_J = 150^\circ\text{C}$ . Assumes  $T_A = 125^\circ\text{C}$ 
  - Assumes maximum  $\theta_{JA}$  for 2s2p board. See [Thermal attributes](#)

**Table 6. Recommended operating conditions ( $V_{DD\_HV\_x} = 3.3\text{ V}$ ) (continued)**

Symbol	Parameter	Conditions <sup>1</sup>	Min <sup>2</sup>	Max	Unit
$T_A$ <sup>8</sup>	Ambient temperature under bias	$f_{CPU} \leq 160\text{ MHz}$	-40	125	°C
$T_J$	Junction temperature under bias	—	-40	150	°C

1. All voltages are referred to  $V_{SS\_HV}$  unless otherwise specified
2. Device will be functional down (and electrical specifications as per various datasheet parameters will be guaranteed) to the point where one of the LVD/HVD resets the device. When voltage drops outside range for an LVD/HVD, device is reset.
3.  $V_{DD\_HV\_FLA}$  must be connected to  $V_{DD\_HV\_A}$  when  $V_{DD\_HV\_A} = 3.3\text{ V}$
4. Only applicable when supplying from external source.
5.  $V_{DD\_LV}$  supply pins should never be grounded (through a small impedance). If these are not driven, they should only be left floating.
6.  $V_{IN1\_CMP\_REF} \leq V_{DD\_HV\_A}$
7. This supply is shorted  $V_{DD\_HV\_A}$  on lower packages.
8.  $T_J = 150^\circ\text{C}$ . Assumes  $T_A = 125^\circ\text{C}$ 
  - Assumes maximum  $\theta_{JA}$  of 2s2p board. See [Thermal attributes](#)

**NOTE**

If  $V_{DD\_HV\_A}$  is in 5V range, it is necessary to use internal Flash supply 3.3V regulator.  $V_{DD\_HV\_FLA}$  should not be supplied externally and should only have decoupling capacitor.

**Table 7. Recommended operating conditions ( $V_{DD\_HV\_x} = 5\text{ V}$ )**

Symbol	Parameter	Conditions <sup>1</sup>	Min <sup>2</sup>	Max	Unit
$V_{DD\_HV\_A}$ $V_{DD\_HV\_B}$ $V_{DD\_HV\_C}$	HV IO supply voltage	—	4.5	5.5	V
$V_{DD\_HV\_FLA}$ <sup>3</sup>	HV flash supply voltage	—	3.15	3.6	V
$V_{DD\_HV\_ADC1\_REF}$	HV ADC1 high reference voltage	—	3.15	5.5	V
$V_{DD\_HV\_ADC0}$ $V_{DD\_HV\_ADC1}$	HV ADC supply voltage	—	$\max(V_{DD\_H\_V\_A}, V_{DD\_H\_V\_B}, V_{DD\_H\_V\_C}) - 0.05$	5.5	V
$V_{SS\_HV\_ADC0}$ $V_{SS\_HV\_ADC1}$	HV ADC supply ground	—	-0.1	0.1	V
$V_{DD\_LV}$ <sup>4</sup>	Core supply voltage	—	1.2	1.32	V
$V_{IN1\_CMP\_REF}$ <sup>5, 6</sup>	Analog Comparator DAC reference voltage	—	3.15	5.5 <sup>5</sup>	V
$I_{INJPAD}$	Injected input current on any pin during overload condition	—	-3.0	3.0	mA
$T_A$ <sup>7</sup>	Ambient temperature under bias	$f_{CPU} \leq 160\text{ MHz}$	-40	125	°C
$T_J$	Junction temperature under bias	—	-40	150	°C

1. All voltages are referred to  $V_{SS\_HV}$  unless otherwise specified
2. Device will be functional down (and electrical specifications as per various datasheet parameters will be guaranteed) to the point where one of the LVD/HVD resets the device. When voltage drops outside range for an LVD/HVD, device is reset.
3. When  $V_{DD\_HV}$  is in 5 V range,  $V_{DD\_HV\_FLA}$  cannot be supplied externally. This pin is decoupled with  $C_{flash\_reg}$ .




Figure 2. Voltage regulator capacitance connection

NOTE

On BGA, VSS\_LV and VSS\_HV have been joined on substrate and renamed as VSS.

Table 8. Voltage regulator electrical specifications

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
C <sub>fp_reg</sub> <sup>1</sup>	External decoupling / stability capacitor	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	1.32	2.2 <sup>2</sup>	3	μF
	Combined ESR of external capacitor	—	0.001	—	0.03	Ohm
C <sub>lp/ulp_reg</sub>	External decoupling / stability capacitor for internal low power regulators	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	0.8	1	1.4	μF
	Combined ESR of external capacitor	—	0.001	—	0.1	Ohm
C <sub>be_fpreg</sub> <sup>3</sup>	Capacitor in parallel to base-emitter	BCP68 and BCP56		3.3		nF
		MJD31		4.7		

Table continues on the next page...

8. e200Z4 core, 160MHz, cache enabled; e200Z4 core, 80MHz; HSM fully operational (Z0 core @80MHz) FlexRay, 5x CAN, 5x LINFlexD, 2x SPI, 1x ADC used constantly, 1x eMIOS (5 ch), Memory: 3M flash, 384K RAM, Clocks: FIRC on, XOSC on, PLL on, SIRC on, no 32KHz crystal
9. Assuming  $T_a = T_j$ , as the device is in Stop mode. Assumes maximum  $\theta_{JA}$  of 2s2p board. See [Thermal attributes](#).
10. Internal structures hold the input voltage less than  $V_{DD\_HV\_ADC\_REF} + 1.0$  V on all pads powered by  $V_{DDA}$  supplies, if the maximum injection current specification is met (3 mA for all pins) and  $V_{DDA}$  is within the operating voltage specifications.
11. This value is the total current for two ADCs. Each ADC might consume upto 2mA at max.
12. This assumes the default configuration of flash controller register. For more details, refer to [Flash memory program and erase specifications](#)

**Table 11. Low Power Unit (LPU) Current consumption characteristics**

Symbol	Parameter	Conditions <sup>1</sup>	Min	Typ	Max	Unit
LPU_RUN	with 256K RAM	$T_a = 25\text{ }^{\circ}\text{C}$ SYS_CLK = 16MHz ADC0 = OFF, SPI0 = OFF, LIN0 = OFF, CAN0 = OFF	—	10	—	mA
		$T_a = 85\text{ }^{\circ}\text{C}$ SYS_CLK = 16MHz ADC0 = ON, SPI0 = ON, LIN0 = ON, CAN0 = ON	—	10.5	—	
		$T_a = 105\text{ }^{\circ}\text{C}$ SYS_CLK = 16MHz ADC0 = ON, SPI0 = ON, LIN0 = ON, CAN0 = ON	—	11	—	
		$T_a = 125\text{ }^{\circ}\text{C}$ <sup>2, 2</sup> SYS_CLK = 16MHz ADC0 = ON, SPI0 = ON, LIN0 = ON, CAN0 = ON	—	—	26	
LPU_STOP	with 256K RAM	$T_a = 25\text{ }^{\circ}\text{C}$	—	0.18	—	mA
		$T_a = 85\text{ }^{\circ}\text{C}$	—	0.60	—	
		$T_a = 105\text{ }^{\circ}\text{C}$	—	1.00	—	
		$T_a = 125\text{ }^{\circ}\text{C}$ <sup>2</sup>	—	—	10.6	

1. The content of the Conditions column identifies the components that draw the specific current.
2. Assuming  $T_a = T_j$ , as the device is in static (fully clock gated) mode. Assumes maximum  $\theta_{JA}$  of 2s2p board. See [Thermal attributes](#)

**Table 12. STANDBY Current consumption characteristics**

Symbol	Parameter	Conditions <sup>1</sup>	Min	Typ	Max	Unit
STANDBY0	STANDBY with 8K RAM	$T_a = 25\text{ }^{\circ}\text{C}$	—	71	—	$\mu\text{A}$
		$T_a = 85\text{ }^{\circ}\text{C}$	—	125	700	
		$T_a = 105\text{ }^{\circ}\text{C}$	—	195	1225	
		$T_a = 125\text{ }^{\circ}\text{C}$ <sup>2, 2</sup>	—	314	2100	
STANDBY1	STANDBY with 64K RAM	$T_a = 25\text{ }^{\circ}\text{C}$	—	72	—	$\mu\text{A}$
		$T_a = 85\text{ }^{\circ}\text{C}$	—	140	715	
		$T_a = 105\text{ }^{\circ}\text{C}$	—	225	1275	
		$T_a = 125\text{ }^{\circ}\text{C}$ <sup>2</sup>	—	358	2250	

Table continues on the next page...

## 5.2 DC electrical specifications @ 3.3V Range

Table 15. DC electrical specifications @ 3.3V Range

Symbol	Parameter	Value		Unit
		Min	Max	
Vih (pad_i_hv)	Pad_I_HV Input Buffer High Voltage	$0.72 \cdot VDD\_HV\_x$	$VDD\_HV\_x + 0.3$	V
Vil (pad_i_hv)	Pad_I_HV Input Buffer Low Voltage	$VDD\_HV\_x - 0.3$	$0.45 \cdot VDD\_HV\_x$	V
Vhys (pad_i_hv)	Pad_I_HV Input Buffer Hysteresis	$0.11 \cdot VDD\_HV\_x$		V
Vih_hys	CMOS Input Buffer High Voltage (with hysteresis enabled)	$0.67 \cdot VDD\_HV\_x$	$VDD\_HV\_x + 0.3$	V
Vil_hys	CMOS Input Buffer Low Voltage (with hysteresis enabled)	$VDD\_HV\_x - 0.3$	$0.35 \cdot VDD\_HV\_x$	V
Vih	CMOS Input Buffer High Voltage (with hysteresis disabled)	$0.57 \cdot VDD\_HV\_x^{1,1}$	$VDD\_HV\_x^{1,1} + 0.3$	V
Vil	CMOS Input Buffer Low Voltage (with hysteresis disabled)	$VDD\_HV\_x - 0.3$	$0.4 \cdot VDD\_HV\_x^{1,1}$	V
Vhys	CMOS Input Buffer Hysteresis	$0.09 \cdot VDD\_HV\_x^{1,1}$		V
Pull_IH (pad_i_hv)	Weak Pullup Current <sup>2,2</sup> Low	15		μA
Pull_IH (pad_i_hv)	Weak Pullup Current <sup>3,3</sup> High		55	μA
Pull_IL (pad_i_hv)	Weak Pulldown Current <sup>3</sup> Low	28		μA
Pull_IL (pad_i_hv)	Weak Pulldown Current <sup>2</sup> High		85	μA
Pull_Ioh	Weak Pullup Current <sup>4</sup>	15	50	μA
Pull_Iol	Weak Pulldown Current <sup>5</sup>	15	50	μA
Iinact_d	Digital Pad Input Leakage Current (weak pull inactive)	-2.5	2.5	μA
Voh	Output High Voltage <sup>6</sup>	$0.8 \cdot VDD\_HV\_x^{1,1}$	—	V
Vol	Output Low Voltage <sup>7</sup> Output Low Voltage <sup>8</sup>	—	$0.2 \cdot VDD\_HV\_x^{1,1}$ $0.1 \cdot VDD\_HV\_x$	V
Ioh_f	Full drive Ioh <sup>9,9</sup> (SIUL2_MSCRn.SRC[1:0] = 11)	18	70	mA
Iol_f	Full drive Iol <sup>9</sup> (SIUL2_MSCRn.SRC[1:0] = 11)	21	120	mA
Ioh_h	Half drive Ioh <sup>9</sup> (SIUL2_MSCRn.SRC[1:0] = 10)	9	35	mA
Iol_h	Half drive Iol <sup>9</sup> (SIUL2_MSCRn.SRC[1:0] = 10)	10.5	60	mA

1.  $VDD\_HV\_x = VDD\_HV\_A, VDD\_HV\_B, VDD\_HV\_C$

2. Measured when pad =  $0.69 \cdot VDD\_HV\_x$

3. Measured when pad =  $0.49 \cdot VDD\_HV\_x$

4. Measured when pad = 0 V

5. Measured when pad =  $VDD\_HV\_x$

6. Measured when pad is sourcing 2 mA

7. Measured when pad is sinking 2 mA

8. Measured when pad is sinking 1.5 mA

9. Ioh/Iol is derived from spice simulations. These values are NOT guaranteed by test.



## 5.3 AC specifications @ 5 V Range

Table 16. Functional Pad AC Specifications @ 5 V Range

Symbol	Prop. Delay (ns) <sup>1</sup> L>H/H>L		Rise/Fall Edge (ns)		Drive Load (pF)	SIUL2_MSCrN[Src 1:0]
	Min	Max	Min	Max		MSB,LSB
pad_sr_hv (output)		4.5/4.5		1.3/1.2	25	11
		6/6		2.5/2	50	
		13/13		9/9	200	
		5.25/5.25		3/2	25	10
		9/8		5/4	50	
		22/22		18/16	200	
		27/27		13/13	50	01 <sup>2, 2</sup>
		40/40		24/24	200	
		40/40		24/24	50	00 <sup>2</sup>
		65/65		40/40	200	
pad_i_hv/ pad_sr_hv (input)		1.5/1.5		0.5/0.5	0.5	NA

1. As measured from 50% of core side input to Voh/Vol of the output

2. Slew rate control modes

### NOTE

The above specification is based on simulation data into an ideal lumped capacitor. Customer should use IBIS models for their specific board/loading conditions to simulate the expected signal integrity and edge rates of their system.

### NOTE

The above specification is measured between 20% / 80%.

## 5.4 DC electrical specifications @ 5 V Range

Table 17. DC electrical specifications @ 5 V Range

Symbol	Parameter	Value		Unit
		Min	Max	
Vih (pad_i_hv)	pad_i_hv Input Buffer High Voltage	0.7*VDD_HV_x	VDD_HV_x + 0.3	V

Table continues on the next page...

**Table 18. Functional reset pad electrical specifications (continued)**

Symbol	Parameter	Conditions	Value			Unit
			Min	Typ	Max	
$V_{HYS}$	CMOS Input Buffer hysteresis	—	300	—	—	mV
$V_{DD\_POR}$	Minimum supply for strong pull-down activation	—	—	—	1.2	V
$I_{OL\_R}$	Strong pull-down current <sup>1, 1</sup>	Device under power-on reset $V_{DD\_HV\_A} = V_{DD\_POR}$ $V_{OL} = 0.35 \times V_{DD\_HV\_A}$	0.2	—	—	mA
		Device under power-on reset $V_{DD\_HV\_A} = V_{DD\_POR}$ $V_{OL} = 0.35 \times V_{DD\_HV\_IO}$	11	—	—	mA
$W_{FRST}$	RESET input filtered pulse	—	—	—	500	ns
$W_{NFRST}$	RESET input not filtered pulse	—	2000	—	—	ns
$I_{WPUL}$	Weak pull-up current absolute value	RESET pin $V_{IN} = V_{DD}$	23	—	82	$\mu A$

1. Strong pull-down is active on PHASE0, PHASE1, PHASE2, and the beginning of PHASE3 for RESET.

## 5.6 PORST electrical specifications

**Table 19. PORST electrical specifications**

Symbol	Parameter	Value			Unit
		Min	Typ	Max	
$W_{FPORST}$	PORST input filtered pulse	—	—	200	ns
$W_{NFPORST}$	PORST input not filtered pulse	1000	—	—	ns
$V_{IH}$	Input high level	0.65 x $V_{DD\_HV\_A}$	—	—	V
$V_{IL}$	Input low level	—	—	0.35 x $V_{DD\_HV\_A}$	V


## 6 Peripheral operating requirements and behaviours

### 6.1 Analog

#### 6.1.1 ADC electrical specifications

The device provides a 12-bit Successive Approximation Register (SAR) Analog-to-Digital Converter.

### 6.1.1.1 Input equivalent circuit and ADC conversion characteristics



**Figure 6. Input equivalent circuit**

#### NOTE

The ADC performance specifications are not guaranteed if two ADCs simultaneously sample the same shared channel.

**Table 20. ADC conversion characteristics (for 12-bit)**

Symbol	Parameter	Conditions	Min	Typ <sup>1</sup>	Max	Unit
$f_{CK}$	ADC Clock frequency (depends on ADC configuration) (The duty cycle depends on AD_CK <sup>2</sup> frequency)	—	15.2	80	80	MHz
$f_s$	Sampling frequency	80 MHz	—	—	1.00	MHz
$t_{sample}$	Sample time <sup>3</sup>	80 MHz @ 100 ohm source impedance	250	—	—	ns
$t_{conv}$	Conversion time <sup>4</sup>	80 MHz	700	—	—	ns
$t_{total\_conv}$	Total Conversion time $t_{sample} + t_{conv}$ (for standard and extended channels)	80 MHz	1.5 <sup>5</sup>	—	—	$\mu$ s
	Total Conversion time $t_{sample} + t_{conv}$ (for precision channels)		1	—	—	
$C_S^{6, 6}$	ADC input sampling capacitance	—	—	3	5	pF
$C_{P1}^6$	ADC input pin capacitance 1	—	—	—	5	pF
$C_{P2}^6$	ADC input pin capacitance 2	—	—	—	0.8	pF
$R_{SW1}^6$	Internal resistance of analog source	$V_{REF}$ range = 4.5 to 5.5 V	—	—	0.3	k $\Omega$
		$V_{REF}$ range = 3.15 to 3.6 V	—	—	875	$\Omega$

Table continues on the next page...

**Table 31. Flash memory Array Integrity and Margin Read specifications (continued)**

Symbol	Characteristic	Min	Typical	Max <sup>1, 1</sup>	Units <sup>2, 2</sup>
tai256kseq	Array Integrity time for sequential sequence on 256 KB block.	—	—	8192 x Tperiod x Nread	—
t <sub>mr16kseq</sub>	Margin Read time for sequential sequence on 16 KB block.	73.81	—	110.7	μs
t <sub>mr32kseq</sub>	Margin Read time for sequential sequence on 32 KB block.	128.43	—	192.6	μs
t <sub>mr64kseq</sub>	Margin Read time for sequential sequence on 64 KB block.	237.65	—	356.5	μs
t <sub>mr256kseq</sub>	Margin Read time for sequential sequence on 256 KB block.	893.01	—	1,339.5	μs

1. Array Integrity times need to be calculated and is dependent on system frequency and number of clocks per read. The equation presented require Tperiod (which is the unit accurate period, thus for 200 MHz, Tperiod would equal 5e-9) and Nread (which is the number of clocks required for read, including pipeline contribution. Thus for a read setup that requires 6 clocks to read with no pipeline, Nread would equal 6. For a read setup that requires 6 clocks to read, and has the address pipeline set to 2, Nread would equal 4 (or 6 - 2).)
2. The units for Array Integrity are determined by the period of the system clock. If unit accurate period is used in the equation, the results of the equation are also unit accurate.

### 6.3.3 Flash memory module life specifications


**Table 32. Flash memory module life specifications**

Symbol	Characteristic	Conditions	Min	Typical	Units
Array P/E cycles	Number of program/erase cycles per block for 16 KB, 32 KB and 64 KB blocks. <sup>1, 1</sup>	—	250,000	—	P/E cycles
	Number of program/erase cycles per block for 256 KB blocks. <sup>2, 2</sup>	—	1,000	250,000	P/E cycles
Data retention	Minimum data retention.	Blocks with 0 - 1,000 P/E cycles.	50	—	Years
		Blocks with 100,000 P/E cycles.	20	—	Years
		Blocks with 250,000 P/E cycles.	10	—	Years

1. Program and erase supported across standard temperature specs.
2. Program and erase supported across standard temperature specs.

### 6.3.4 Data retention vs program/erase cycles

Graphically, Data Retention versus Program/Erase Cycles can be represented by the following figure. The spec window represents qualified limits. The extrapolated dotted line demonstrates technology capability, however is beyond the qualification limits.




### 6.3.5 Flash memory AC timing specifications


Table 33. Flash memory AC timing specifications

Symbol	Characteristic	Min	Typical	Max	Units
$t_{psus}$	Time from setting the MCR-PSUS bit until MCR-DONE bit is set to a 1.	—	9.4 plus four system clock periods	11.5 plus four system clock periods	$\mu s$
$t_{esus}$	Time from setting the MCR-ESUS bit until MCR-DONE bit is set to a 1.	—	16 plus four system clock periods	20.8 plus four system clock periods	$\mu s$
$t_{res}$	Time from clearing the MCR-ESUS or PSUS bit with EHV = 1 until DONE goes low.	—	—	100	ns
$t_{done}$	Time from 0 to 1 transition on the MCR-EHV bit initiating a program/erase until the MCR-DONE bit is cleared.	—	—	5	ns
$t_{dones}$	Time from 1 to 0 transition on the MCR-EHV bit aborting a program/erase until the MCR-DONE bit is set to a 1.	—	16 plus four system clock periods	20.8 plus four system clock periods	$\mu s$


Table continues on the next page...



**Figure 12. DSPI modified transfer format timing — master, CPHA = 0**



**Figure 13. DSPI modified transfer format timing — master, CPHA = 1**



**Figure 22. RMII/MII receive signal timing diagram**

### 6.4.3.2 RMII signal switching specifications

The following timing specs meet the requirements for RMII style interfaces for a range of transceiver devices.

**Table 42. RMII signal switching specifications**

Num	Description	Min.	Max.	Unit
—	EXTAL frequency (RMII input clock RMII_CLK)	—	50	MHz
RMII1	RMII_CLK pulse width high	35%	65%	RMII_CLK period
RMII2	RMII_CLK pulse width low	35%	65%	RMII_CLK period
RMII3	RXD[1:0], CRS_DV, RXER to RMII_CLK setup	4	—	ns
RMII4	RMII_CLK to RXD[1:0], CRS_DV, RXER hold	2	—	ns
RMII7	RMII_CLK to TXD[1:0], TXEN invalid	4	—	ns
RMII8	RMII_CLK to TXD[1:0], TXEN valid	—	15	ns

### 6.4.4 SAI electrical specifications

All timing requirements are specified relative to the clock period or to the minimum allowed clock period of a device

**Table 43. Master mode SAI Timing**

no	Parameter	Value		Unit
		Min	Max	
	Operating Voltage	2.7	3.6	V
S1	SAI_MCLK cycle time	40	-	ns

*Table continues on the next page...*

Board type	Symbol	Description	324 MAPBGA	Unit	Notes
—	$R_{\theta JB}$	Thermal resistance, junction to board	16.8	°C/W	44
—	$R_{\theta JC}$	Thermal resistance, junction to case	7.4	°C/W	55
—	$\Psi_{JT}$	Thermal characterization parameter, junction to package top natural convection	0.2	°C/W	66
—	$\Psi_{JB}$	Thermal characterization parameter, junction to package bottom natural convection	7.3	°C/W	77

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per JEDEC JESD51-2 with the single layer board horizontal. Board meets JESD51-9 specification.
3. Per JEDEC JESD51-6 with the board horizontal
4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.
7. Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

Board type	Symbol	Description	256 MAPBGA	Unit	Notes
Single-layer (1s)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	42.6	°C/W	11, 22
Four-layer (2s2p)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	26.0	°C/W	1,2,33
Single-layer (1s)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	31.0	°C/W	1,3
Four-layer (2s2p)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	21.3	°C/W	1,3
—	$R_{\theta JB}$	Thermal resistance, junction to board	12.8	°C/W	44

Table continues on the next page...



## 10.1.2 BAF execution duration

Following table specifies the typical BAF execution time in case BAF boot header is present at first location (Typical) and last location (worst case). Total Boot time is the sum of reset sequence duration and BAF execution time.

**Table 50. BAF execution duration**

BAF execution duration	Min	Typ	Max	Unit
BAF execution time (boot header at first location)	—	200	—	μs
BAF execution time (boot header at last location)	—	—	320	μs

## 10.1.3 Reset sequence description

The figures in this section show the internal states of the device during the five different reset sequences. The dotted lines in the figures indicate the starting point and the end point for which the duration is specified in .

With the beginning of DRUN mode, the first instruction is fetched and executed. At this point, application execution starts and the internal reset sequence is finished.

The following figures show the internal states of the device during the execution of the reset sequence and the possible states of the RESET\_B signal pin.

### NOTE

RESET\_B is a bidirectional pin. The voltage level on this pin can either be driven low by an external reset generator or by the device internal reset circuitry. A high level on this pin can only be generated by an external pullup resistor which is strong enough to overdrive the weak internal pulldown resistor. The rising edge on RESET\_B in the following figures indicates the time when the device stops driving it low. The reset sequence durations given in are applicable only if the internal reset sequence is not prolonged by an external reset generator keeping RESET\_B asserted low beyond the last Phase3.

**Table 51. Revision History (continued)**

Rev. No.	Date	Substantial Changes
		<ul style="list-style-type: none"> <li>In section: Voltage monitor electrical characteristics               <ul style="list-style-type: none"> <li>Updated description for Low Voltage detector block.</li> <li>Added note, BCP56, MCP68 and MJD31 are guaranteed ballasts.</li> </ul> </li> <li>In table: Voltage regulator electrical specifications               <ul style="list-style-type: none"> <li>Added footnote, Ceramic X7R or X5R type with capacitance-temperature characteristics +/-15% of -55 degC to +125degC is recommended. The tolerance +/-20% is acceptable.</li> </ul> </li> <li>Revised table, Voltage monitor electrical characteristics</li> </ul>
		<ul style="list-style-type: none"> <li>In section: Supply current characteristics               <ul style="list-style-type: none"> <li>In table: Current consumption characteristics                   <ul style="list-style-type: none"> <li>I<sub>DD_BODY_4</sub>: Updated SYS_CLK to 120 MHz.</li> <li>I<sub>DD_BODY_4</sub>: Updated Max for T<sub>a</sub>= 105 °C and 85 °C )</li> <li>I<sub>dd_STOP</sub>: Added condition for T<sub>a</sub>= 105 °C and removed Max value for T<sub>a</sub>= 85 °C.</li> <li>I<sub>DD_HV_ADC_REF</sub>: Added condition for T<sub>a</sub>= 105 °C and 85 °C and removed Max value for T<sub>a</sub>= 25 °C.</li> <li>I<sub>DD_HV_FLASH</sub>: Added condition for T<sub>a</sub>= 105 °C and 85 °C</li> </ul> </li> <li>In table: Low Power Unit (LPU) Current consumption characteristics                   <ul style="list-style-type: none"> <li>LPU_RUN and LPU_STOP: Added condition for T<sub>a</sub>= 105 °C and 85 °C</li> </ul> </li> <li>In table: STANDBY Current consumption characteristics                   <ul style="list-style-type: none"> <li>Added condition for T<sub>a</sub>= 105 °C and 85 °C for all entries.</li> </ul> </li> </ul> </li> <li>In section: I/O parameters               <ul style="list-style-type: none"> <li>In table: Functional Pad AC Specifications @ 3.3 V Range                   <ul style="list-style-type: none"> <li>Updated values for 'pad_sr_hv (output)'</li> </ul> </li> <li>In table: DC electrical specifications @ 3.3V Range                   <ul style="list-style-type: none"> <li>Updated Min and Max values for V<sub>ih</sub> and V<sub>il</sub> respectively.</li> </ul> </li> <li>In table: Functional Pad AC Specifications @ 5 V Range                   <ul style="list-style-type: none"> <li>Updated values for 'pad_sr_hv (output)'</li> </ul> </li> <li>In table DC electrical specifications @ 5 V Range                   <ul style="list-style-type: none"> <li>Updated Min value for V<sub>hys</sub></li> </ul> </li> </ul> </li> </ul>

*Table continues on the next page...*

**Table 51. Revision History (continued)**

Rev. No.	Date	Substantial Changes
Rev 4	9 March 2016	<ul style="list-style-type: none"> <li>In section, <a href="#">Voltage regulator electrical characteristics</a> <ul style="list-style-type: none"> <li>In table, Voltage regulator electrical specifications: <ul style="list-style-type: none"> <li>Updated the footnote on <math>V_{DD\_HV\_BALLAST}</math></li> </ul> </li> </ul> </li> </ul>
Rev 5	27 February 2017	<ul style="list-style-type: none"> <li>In <a href="#">Family Comparison</a> section: <ul style="list-style-type: none"> <li>Updated the "MPC5746C Family Comparison" table.</li> <li>added "NVM Memory Map 1", "NVM Memory Map 2", and "RAM Memory Map" tables.</li> </ul> </li> <li>Updated the product version, flash memory size and optional fields information in <a href="#">Ordering Information</a> section.</li> <li>In <a href="#">Recommended Operating Conditions</a> section, removed the note related to additional crossover current.</li> <li><math>V_{DD\_HV\_C}</math> row added in "Voltage regulator electrical specifications" table in <a href="#">Voltage regulator electrical characteristics</a> section.</li> <li>In <a href="#">Voltage Monitor Electrical Characteristics</a> section, updated the "Trimmed" Fall and Rise specs of <math>V_{HVD\_LV\_cold}</math> parameter in "Voltage Monitor Electrical Characteristics" table.</li> <li>In <a href="#">AC Electrical Specifications: 3.3 V Range</a> section, changed the occurrences of "ipp_sre[1:0]" to "SIUL2_MSCRn.SRC[1:0]" in the table.</li> <li>In <a href="#">DC Electrical Specifications: 3.3 V Range</a> section, changed the occurrences of "ipp_sre[1:0]" to "SIUL2_MSCRn.SRC[1:0]" and updated "Vol min and max" values in the table.</li> <li>In <a href="#">AC Electrical Specifications: 5 V Range</a> section, changed the occurrences of "ipp_sre[1:0]" to "SIUL2_MSCRn.SRC[1:0]" in the table.</li> <li>In <a href="#">DC Electrical Specifications: 5 V Range</a> section, changed the occurrences of "ipp_sre[1:0]" to "SIUL2_MSCRn.SRC[1:0]" and updated "Vol min and max" values in the table.</li> <li>In "Flash memory AC timing specifications" table in <a href="#">Flash memory AC timing specifications</a> section: <ul style="list-style-type: none"> <li>Updated the "<math>t_{psus}</math>" typ value from 7 us to 9.4 us.</li> <li>Updated the "<math>t_{psus}</math>" max value from 9.1 us to 11.5 us.</li> </ul> </li> <li>Added "Continuous SCK Timing" table in <a href="#">DSPI timing</a> section.</li> <li>Added "ADC pad leakage" at 105°C TA conditions in "ADC conversion characteristics (for 12-bit)" table in <a href="#">ADC electrical specifications</a> section.</li> <li>In "STANDBY Current consumption characteristics" table in <a href="#">Supply current characteristics</a> section: <ul style="list-style-type: none"> <li>Updated the Typ and max values of IDD Standby current.</li> <li>Added IDD Standby3 current spec for FIRC ON.</li> </ul> </li> <li>Removed IVDDHV and IVDDL<sub>V</sub> specs in <a href="#">16 MHz RC Oscillator electrical specifications</a> section.</li> <li>Added <a href="#">Reset Sequence</a> section, with <a href="#">Reset Sequence Duration</a>, <a href="#">BAF execution duration</a> section, and <a href="#">Reset Sequence Distribution</a> as its sub-sections.</li> </ul>

Table continues on the next page...

**Table 51. Revision History (continued)**

Rev. No.	Date	Substantial Changes
Rev 5.1	22 May 2017	<ul style="list-style-type: none"> <li>Removed the Introduction section from Section 4 "General".</li> <li>In <a href="#">AC Specifications@3.3V</a> section, removed note related to Cz results and added two notes.</li> <li>In <a href="#">AC Specifications@5V</a> section, added two notes.</li> <li>In <a href="#">ADC Electrical Specifications</a> section, added spec value of "ADC Analog Pad" at Max leakage (standard channel)@ 105 C T<sub>A</sub> in "ADC conversion characteristics (for 10-bit)" table.</li> <li>In <a href="#">PLL Electrical Specifications</a> section, updated the first footnote of "Jitter calculation" table.</li> <li>In <a href="#">Analog Comparator Electrical Specifications</a> section, updated the TDLS (propagation delay, low power mode) max value in "Comparator and 6-bit DAC electrical specifications" table to 21 us.</li> <li>In <a href="#">Recommended Operating Conditions</a> section, updated the footnote link to T<sub>A</sub> in "Recommended operating conditions (V<sub>DD_HV_x</sub> = 5V)" table.</li> </ul>

## How to Reach Us:

### Home Page:

[www.nxp.com](http://www.nxp.com)

### Web Support:

[www.nxp.com/support](http://www.nxp.com/support)

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [nxp.com/SalesTermsandConditions](http://nxp.com/SalesTermsandConditions).

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, Altivec, C-5, CodeTest, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, AMBA, ARM Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and  $\mu$ Vision are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. ARM7, ARM9, ARM11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2017 NXP B.V.

