



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	e200z2, e200z4
Core Size	32-Bit Dual-Core
Speed	80MHz/160MHz
Connectivity	CANbus, Ethernet, I ² C, LINbus, SAI, SPI, USB, USB OTG
Peripherals	DMA, LVD, POR, WDT
Number of I/O	178
Program Memory Size	3MB (3M × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 80x10b, 64x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	256-LBGA
Supplier Device Package	256-MAPPBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5746chk0ammj6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Debug functionality
 - e200z2 core:NDI per IEEE-ISTO 5001-2008 Class3+
 - e200z4 core: NDI per IEEE-ISTO 5001-2008 Class 3+
- Timer
 - 16 Periodic Interrupt Timers (PITs)
 - Two System Timer Modules (STM)
 - Three Software Watchdog Timers (SWT)
 - 64 Configurable Enhanced Modular Input Output Subsystem (eMIOS) channels
- Device/board boundary Scan testing supported with Joint Test Action Group (JTAG) of IEEE 1149.1 and IEEE 1149.7 (CJTAG)
- Security
 - Hardware Security Module (HSMv2)
 - Password and Device Security (PASS) supporting advanced censorship and life-cycle management
 - One Fault Collection and Control Unit (FCCU) to collect faults and issue interrupts
- Functional Safety
 - ISO26262 ASIL-B compliance
- Multiple operating modes
 - Includes enhanced low power operation

1 Block diagram



Figure 1. MPC5746C block diagram

2 Family comparison

The following table provides a summary of the different members of the MPC5746C family and their proposed features. This information is intended to provide an understanding of the range of functionality offered by this family. For full details of all of the family derivatives please contact your marketing representative.

Family comparison

Table 1. MPC5746C Family Comparison1 (continued)

Feature	MPC5745B	MPC5744B	MPC5746B	MPC5744C	MPC5745C	MPC5746C				
l ² C	4	4	4	4						
SAI/I ² S	3	3 3 3 3								
FXOSC		8 - 40 MHz								
SXOSC			32	KHz						
FIRC		16 MHz								
SIRC			128	KHz						
FMPLL				1						
Low Power Unit (LPU)			Y	es						
FlexRay 2.1 (dual channel)	Yes, 128 MB	Yes, 128 MB	Yes, 128 MB		Yes, 128 MB					
Ethernet (RMII, MII + 1588, Muti queue AVB support)	1	1	1		1					
CRC			-	1						
MEMU			2	2						
STCU2			-	1						
HSM-v2 (security)			Opti	onal						
Censorship			Y	es						
FCCU			-	1						
Safety level			Specific functions	ASIL-B certifiable						
User MBIST			Y	es						
I/O Retention in Standby			Y	es						
GPIO ⁶			Up to 264 GPI an	d up to 246 GPIO						
Debug			JTA	GC,						
			cJT	AG						
Nexus		Z4 N3+ (C	Only available on 3	24BGA (developm	ent only))					
		Z2 N3+ (C	Only available on 3	24BGA (developm	ient only))					
Packages	176 LQFP-EP	176 LQFP-EP	176 LQFP-EP	176 LQFP-EP 176 LQFP-EP 176 LQFP-EP						
	256 BGA	256 BGA	256 BGA	256 BGA	256 BGA	256 BGA,				
	100 BGA	100 BGA	100 BGA	100 BGA	100 BGA	324 BGA (development only)				
						100 BGA				

1. Feature set dependent on selected peripheral multiplexing, table shows example. Peripheral availability is package dependent.

- 2. Based on 125°C ambient operating temperature and subject to full device characterization.
- 3. Contact NXP representative for part number
- 4. Additional SWT included when HSM option selected
- 5. See device datasheet and reference manual for information on to timer channel configuration and functions.
- 6. Estimated I/O count for largest proposed packages based on multiplexing with peripherals.

3.2 Ordering Information

Example	Code	PC 57	4	6	С	Ş	К0	М	MJ	6	R
·	Qualification Status								1	1	1
Automotive Platform											
	Core Version										
Flas	sh Size (core dependent)										
	Product										
	Optional fields										
	Fab and mask indicator										
	Temperature spec.										
	Package Code]		
	CPU Frequency										
R = Ta	pe & Reel (blank if Tray)										
	Due due 6 Manual au		-				D -	- 1	0		
Qualification Status	Product version	Fab and i	nask v Sab	versic	on indi	icator	Pa	CKage		ED	
S = Automotive qualified	B = Single core	#(0.1 etc.)) = Ver	sion o	f the		M.	J = 170 J = 250	6 MAPB	GA	
	C = Dual core	maskset.	like rev	v. 0=0	N65H		M	N = 32	4 MAPE	GA	
PC = Power Architecture		maeneeu,					Μ	H = 10	OMAPB	GA	
Automotive Platform		Temperat	ure sp	bec.			СР	U Fre	quency		
57 = Power Architecture in 55nm	Omtion of tiolds	C = -40.C	to +85	5.C Ta			2 =	- 74 0	nerates	unto	120 MHz
	Optional fields	V = -40.C	to +10)5.C T	a		6-	74 01	nerates	unto	160 MHz
Core Version	Blank = No optional feature	M = -40.C	to +12	25.0	a		0 -		sciales	upto	100 1012
4 = e200z4 Core version (highest	S = HSM (Security Module)										
cores)	F = CAN FD										
,	B = HSM + CAN FD						Sh	ipping	Metho	d	
Flash Memory Size	R = 512K RAM						H =	= lape	and ree		
4 = 1.5 MB	T = HSM + 512K RAM						Dia		lay		
5 = 2 MB	G* = CAN FD + 512K RAM										
6 = 3 MB	H* = HSM + CAN FD + 512K RAM										
	[•] G and H for 5746 B/C only										
Note: Not all part number con	nbinations are available as produ	ction produ	ıct								
		enon prout									

4 General

4.1 Absolute maximum ratings

NOTE

Functional operating conditions appear in the DC electrical characteristics. Absolute maximum ratings are stress ratings only, and functional operation at the maximum values is not guaranteed. See footnotes in Table 5 for specific conditions

General

Table 6. Recommended operating conditions ($V_{DD HV x} = 3.3 V$) (continued)

Symbol	Parameter	Conditions ¹	Min ²	Мах	Unit
T _A ⁸	Ambient temperature under bias	f _{CPU} ≤ 160 MHz	-40	125	°C
TJ	Junction temperature under bias		-40	150	°C

1. All voltages are referred to $V_{SS\ HV}$ unless otherwise specified

- 2. Device will be functional down (and electrical specifications as per various datasheet parameters will be guaranteed) to the point where one of the LVD/HVD resets the device. When voltage drops outside range for an LVD/HVD, device is reset.
- 3. VDD_HV_FLA must be connected to VDD_HV_A when VDD_HV_A = 3.3V
- 4. Only applicable when supplying from external source.
- 5. VDD_LV supply pins should never be grounded (through a small impedance). If these are not driven, they should only be left floating.
- 6. VIN1_CMP_REF \leq VDD_HV_A
- 7. This supply is shorted VDD_HV_A on lower packages.
- 8. T_J =150°C. Assumes T_A =125°C
 - Assumes maximum θ JA of 2s2p board. See Thermal attributes

NOTE

If VDD_HV_A is in 5V range, it is necessary to use internal Flash supply 3.3V regulator. VDD_HV_FLA should not be supplied externally and should only have decoupling capacitor.

Table 7. Recommended operating conditions ($V_{DD_HV_x} = 5 V$)

Symbol	Parameter	Conditions ¹	Min ²	Мах	Unit
V _{DD_HV_A}	HV IO supply voltage		4.5	5.5	V
V _{DD_HV_B}					
V _{DD_HV_C}					
V _{DD_HV_FLA} ³	HV flash supply voltage		3.15	3.6	V
V _{DD_HV_ADC1_REF}	HV ADC1 high reference voltage		3.15	5.5	V
V _{DD_HV_ADC0}	HV ADC supply voltage	—	max(VDD_H V_A,VDD_H	5.5	V
VDD_HV_ADC1			V_B,VDD_H V_C) - 0.05		
V _{SS_HV_ADC0}	HV ADC supply ground		-0.1	0.1	V
V _{SS_HV_ADC1}					
V _{DD_LV} ⁴	Core supply voltage		1.2	1.32	V
V _{IN1_CMP_REF} ^{5, 6}	Analog Comparator DAC reference voltage		3.15	5.5 ⁵	V
I _{INJPAD}	Injected input current on any pin during overload condition	—	-3.0	3.0	mA
T _A ⁷	Ambient temperature under bias	f _{CPU} ≤ 160 MHz	-40	125	°C
TJ	Junction temperature under bias		-40	150	°C

1. All voltages are referred to $V_{\text{SS}\ \text{HV}}$ unless otherwise specified

2. Device will be functional down (and electrical specifications as per various datasheet parameters will be guaranteed) to the point where one of the LVD/HVD resets the device. When voltage drops outside range for an LVD/HVD, device is reset.

3. When VDD_HV is in 5 V range, VDD_HV_FLA cannot be supplied externally. This pin is decoupled with $C_{flash_{reg}}$.

General

- 5. 1. For VDD_HV_x, 1µf on each side of the chip
 - a. 0.1 μ f close to each VDD/VSS pin pair.
 - b. 10 μf near for each power supply source
 - c. For VDD_LV, 0.1uf close to each VDD/VSS pin pair is required. Depending on the the selected regulation mode, this amount of capacitance will need to be subtracted from the total capacitance required by the regulator for e.g., as specified by CFP_REG parameter.
 - For VDD_LV, 0.1uf close to each VDD/VSS pin pair is required. Depending on the the selected regulation mode, this
 amount of capacitance will need to be subtracted from the total capacitance required by the regulator for e.g., as
 specified by CFP_REG parameter
- 6. Only applicable to ADC1
- 7. In external ballast configuration the following must be ensured during power-up and power-down (Note: If V_{DD_HV_BALLAST} is supplied from the same source as VDD_HV_A this condition is implicitly met):
 - During power-up, V_{DD_HV_BALLAST} must have met the min spec of 2.25V before VDD_HV_A reaches the POR_HV_RISE min of 2.75V.
 - During power-down, $V_{DD_HV_BALLAST}$ must not drop below the min spec of 2.25V until VDD_HV_A is below POR_HV_FALL min of 2.7V.

NOTE

For a typical configuration using an external ballast transistor with separate supply for VDD_HV_A and the ballast collector, a bulk storage capacitor (as defined in Table 8) is required on VDD_HV_A close to the device pins to ensure a stable supply voltage.

Extra care must be taken if the VDD_HV_A supply is also being used to power the external ballast transistor or the device is running in internal regulation mode. In these modes, the inrush current on device Power Up or on exit from Low Power Modes is significant and may case the VDD_HV_A voltage to drop resulting in an LVD reset event. To avoid this, the board layout should be optimized to reduce common trace resistance or additional capacitance at the ballast transistor collector (or VDD_HV_A pins in the case of internal regulation mode) is required. NXP recommends that customers simulate the external voltage supply circuitry.

In all circumstances, the voltage on VDD_HV_A must be maintained within the specified operating range (see Recommended operating conditions) to prevent LVD events.

General

Symbol	Parameter	Conditions ¹	Min	Тур	Max	Unit
STANDBY2	STANDBY with	T _a = 25 °C	_	75	_	μA
	128K RAM	T _a = 85 °C	—	155	730	
		T _a = 105 °C	—	255	1350	
		$T_a = 125 \ ^{\circ}C^{2}$	—	396	2600	
STANDBY3	STANDBY with 256K RAM	$T_a = 25 \text{ °C}$	—	80	_	μA
		T _a = 85 °C	—	180	800	
		T _a = 105 °C	—	290	1425	
		$T_{a} = 125 \ ^{\circ}C^{2}$	—	465	2900	
STANDBY3	FIRC ON	T _a = 25 °C	—	500	—	μA

Table 12. STANDBY Current consumption characteristics (continued)

1. The content of the Conditions column identifies the components that draw the specific current.

 Assuming Ta=Tj, as the device is in static (fully clock gated) mode. Assumes maximum θJA of 2s2p board. SeeThermal attributes

4.6 Electrostatic discharge (ESD) characteristics

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts \times (n + 1) supply pin). This test conforms to the AEC-Q100-002/-003/-011 standard.

NOTE

A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Symbol	Parameter	Conditions ¹	Class	Max value ²	Unit
V _{ESD(HBM)}	Electrostatic discharge	T _A = 25 °C	H1C	2000	V
	(Human Body Model)	conforming to AEC- Q100-002			
V _{ESD(CDM)}	Electrostatic discharge	T _A = 25 °C	C3A	500	V
	(Charged Device Model)	conforming to AEC- Q100-011		750 (corners)	

Table 13. ESD ratings

1. All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

2. Data based on characterization results, not tested in production.

Peripheral operating requirements and behaviours

Symbol	Parameter	Conditions		Val	ue	Unit
			Min	Тур	Max	1
V _{HYS}	CMOS Input Buffer hysterisis	—	300	—	—	mV
V _{DD_POR}	Minimum supply for strong pull-down activation	—	_	-	1.2	V
I _{OL_R}	Strong pull-down current ^{1, 1}	Device under power-on reset	0.2	—	-	mA
		$V_{DD_HV_A} = V_{DD_POR}$				
		$V_{OL} = 0.35^* V_{DD_HV_A}$				
		Device under power-on reset	11	—	-	mA
		$V_{DD_HV_A} = V_{DD_POR}$				
		$V_{OL} = 0.35^* V_{DD_HV_IO}$				
W _{FRST}	RESET input filtered pulse	—	—	—	500	ns
W _{NFRST}	RESET input not filtered pulse		2000	_	_	ns
ll _{WPU} l	Weak pull-up current absolute value	RESET pin V _{IN} = V _{DD}	23	_	82	μA

 Table 18.
 Functional reset pad electrical specifications (continued)

1. Strong pull-down is active on PHASE0, PHASE1, PHASE2, and the beginning of PHASE3 for RESET.

5.6 PORST electrical specifications

Table 19. PORST electrical specifications

Symbol	Parameter		Value				
		Min	Тур	Max	1		
W _{FPORST}	PORST input filtered pulse	_	_	200	ns		
W _{NFPORST}	PORST input not filtered pulse	1000	_	—	ns		
V _{IH}	Input high level	0.65 x V _{DD_HV_A}	_	—	V		
V _{IL}	Input low level		_	0.35 x V _{DD_HV_A}	V		

6 Peripheral operating requirements and behaviours

6.1 Analog

6.1.1 ADC electrical specifications

The device provides a 12-bit Successive Approximation Register (SAR) Analog-to-Digital Converter.

6.1.2 Analog Comparator (CMP) electrical specifications Table 22. Comparator and 6-bit DAC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
I _{DDHS}	Supply current, High-speed mode (EN=1, PMODE=1)		—	250	μA
I _{DDLS}	Supply current, low-speed mode (EN=1, PMODE=0)	_	5	11	μA
V _{AIN}	Analog input voltage	V_{SS}	_	V _{IN1_CMP_RE} F	V
V _{AIO}	Analog input offset voltage ^{1, 1}	-47	_	47	mV
V _H	Analog comparator hysteresis ^{2, 2}	_	1	25	mV
	• CR0[HYSTCTR] = 00	_	20	50	mV
	• CR0[HYSTCTR] = 01	_	40	70	mV
	• CR0[HYSTCTR] = 10	_	60	105	mV
	• CR0[HYSTCTR] = 11			100	
t _{DHS}	Propagation Delay, High Speed Mode (Full Swing) ^{1,} 3, 3	_	_	250	ns
t _{DLS}	Propagation Delay, Low power Mode (Full Swing) ^{1, 3}	_	5	21	μs
	Analog comparator initialization delay, High speed mode ^{4, 4}	_	4		μs
	Analog comparator initialization delay, Low speed mode ⁴	_	100		μs
I _{DAC6b}	6-bit DAC current adder (when enabled)				
	3.3V Reference Voltage	_	6	9	μA
	5V Reference Voltage		10	16	μΑ
INL	6-bit DAC integral non-linearity	-0.5		0.5	LSB ⁵
DNL	6-bit DAC differential non-linearity	-0.8		0.8	LSB

1. Measured with hysteresis mode of 00

2. Typical hysteresis is measured with input voltage range limited to 0.6 to $V_{DD_{-HV_{-}A}}$ -0.6V

3. Full swing = VIH, VIL

4. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.

5. 1 LSB = $V_{reference}/64$



Figure 7. Oscillator connections scheme

Table 23.	Main oscillator	electrical	characteristics
-----------	-----------------	------------	-----------------

Symbol	Parameter	Mode	Conditions	Min	Тур	Мах	Unit
fxoschs	Oscillator frequency	FSP/LCP		8		40	MHz
9mxoschs	Driver	LCP			23		mA/V
	Transconduct ance	Transconduct F ance	FSP			33	
V _{XOSCHS}	Oscillation	LCP ^{1, 2, 1, 2}	8 MHz		1.0		V _{PP}
	Amplitude	mplitude	16 MHz		1.0		
			40 MHz		0.8		
T _{XOSCHSSU}	Startup time	FSP/LCP ¹	8 MHz		2		ms
			16 MHz		1		
			40 MHz]	0.5]	

Clocks and PLL interfaces modules

Symbol	Parameter	Mode	Conditions	Min	Тур	Max	Unit	
	Oscillator	Oscillator	FSP	8 MHz		2.2		mA
	Analog Circuit		16 MHz		2.2			
			40 MHz		3.2			
		LCP	8 MHz		141		uA	
			16 MHz		252			
			40 MHz		518			
V _{IH}	Input High level CMOS Schmitt trigger	EXT Wave	Oscillator supply=3.3	1.95			V	
VIL	Input low level CMOS Schmitt trigger	EXT Wave	Oscillator supply=3.3			1.25	V	

 Table 23.
 Main oscillator electrical characteristics (continued)

1. Values are very dependent on crystal or resonator used and parasitic capacitance observed in the board.

2. Typ value for oscillator supply 3.3 V@27 °C

6.2.2 32 kHz Oscillator electrical specifications

Table 24. 32 kHz oscillator electrical specifications

Symbol	Parameter	Condition	Min	Тур	Max	Unit
f _{osc_lo}	Oscillator crystal or resonator frequency		32		40	KHz
t _{cst}	Crystal Start-up Time ^{1, 2}				2	S

1. This parameter is characterized before qualification rather than 100% tested.

2. Proper PC board layout procedures must be followed to achieve specifications.

6.2.3 16 MHz RC Oscillator electrical specifications Table 25. 16 MHz RC Oscillator electrical specifications

Symbol	Parameter	Conditions	Value		Unit	
			Min	Тур	Мах	
F _{Target}	IRC target frequency	—	—	16	—	MHz
PTA	IRC frequency variation after trimming	—	-5	—	5	%
T _{startup}	Startup time	—		—	1.5	us
T _{STJIT}	Cycle to cycle jitter		_	—	1.5	%
T _{LTJIT}	Long term jitter				0.2	%



Figure 8. DSPI classic SPI timing — master, CPHA = 0



Figure 9. DSPI classic SPI timing — master, CPHA = 1



Figure 12. DSPI modified transfer format timing — master, CPHA = 0



Figure 13. DSPI modified transfer format timing — master, CPHA = 1

No	Parameter	Value		Unit
		Min	Max	
S15	SAI_BCLK to SAI_TXD/SAI_FS output valid	-	28	ns
S16	SAI_BCLK to SAI_TXD/SAI_FS output invalid	0	-	ns
S17	SAI_RXD setup before SAI_BCLK	10	-	ns
S18	SAI_RXD hold after SAI_BCLK	2	-	ns

Table 44. Slave mode SAI Timing (continued)



Figure 24. Slave mode SAI Timing

6.5 Debug specifications

6.5.1 JTAG interface timing

Table 45. JTAG pin AC electrical characteristics ¹

#	Symbol	Characteristic	Min	Мах	Unit
1	t _{JCYC}	TCK Cycle Time ^{2, 2}	62.5	—	ns
2	t _{JDC}	TCK Clock Pulse Width	40	60	%
3	t _{TCKRISE}	TCK Rise and Fall Times (40% - 70%)	—	3	ns
4	t _{TMSS} , t _{TDIS}	TMS, TDI Data Setup Time	5	_	ns
5	t _{TMSH} , t _{TDIH}	TMS, TDI Data Hold Time	5		ns
6	t _{TDOV}	TCK Low to TDO Data Valid	—	20 ^{3, 3}	ns
7	t _{TDOI}	TCK Low to TDO Data Invalid	0	_	ns
8	t _{TDOHZ}	TCK Low to TDO High Impedance		15	ns
11	t _{BSDV}	TCK Falling Edge to Output Valid		600 ^{4, 4}	ns

Table continues on the next page ...

Debug specifications



Figure 26. JTAG test access port timing

Table 46. Nexus debug port timing ¹ (continued)

No.	Symbol	Parameter	Condition s	Min	Max	Unit
9	t _{NTDIH} , t _{NTMSH}	TDI, TMS Data Hold Time	_	5	_	ns
10	t _{JOV}	TCK Low to TDO/RDY Data Valid	—	0	25	ns

1. JTAG specifications in this table apply when used for debug functionality. All Nexus timing relative to MCKO is measured from 50% of MCKO and 50% of the respective signal.

- 2. For all Nexus modes except DDR mode, MDO, MSEO, and EVTO data is held valid until next MCKO low cycle.
- 3. The system clock frequency needs to be four times faster than the TCK frequency.



Figure 28. Nexus output timing



Figure 29. Nexus EVTI Input Pulse Width

Thermal attributes

Board type	Symbol	Description	176LQFP	Unit	Notes
Four-layer (2s2p)	R _{ejma}	Thermal resistance, junction to ambient (200 ft./ min. air speed)	17.8	°C/W	1, 3
_	R _{θJB}	Thermal resistance, junction to board	10.9	°C/W	44
_	R _{θJC}	Thermal resistance, junction to case	8.4	°C/W	55
_	Ψ _{JT}	Thermal resistance, junction to package top	0.5	°C/W	66
_	Ψ _{JB}	Thermal characterization parameter, junction to package bottom	0.3	°C/W	77

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.
- 3. Per JEDEC JESD51-6 with the board horizontal.
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 6. Thermal resistance between the die and the solder pad on the bottom of the package based on simulation without any interface resistance. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.
- 7. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

Board type	Symbol	Description	324 MAPBGA	Unit	Notes
Single-layer (1s)	R _{θJA}	Thermal resistance, junction to ambient (natural convection)	31.0	°C/W	11, 22
Four-layer (2s2p)	R _{0JA}	Thermal resistance, junction to ambient (natural convection)	24.3	°C/W	1,2,33
Single-layer (1s)	R _{ejma}	Thermal resistance, junction to ambient (200 ft./ min. air speed)	23.5	°C/W	1, 3
Four-layer (2s2p)	R _{θJMA}	Thermal resistance, junction to ambient (200 ft./ min. air speed)	20.1	°C/W	1,3

Board type	Symbol	Description	100 MAPBGA	Unit	Notes
_	R _{eJB}	Thermal resistance, junction to board	10.8	°C/W	44
_	R _{θJC}	Thermal resistance, junction to case	8.2	°C/W	55
	Ψ _{JT}	Thermal characterization parameter, junction to package top outside center (natural convection)	0.2	°C/W	66
_	Ψ _{JB}	Thermal characterization parameter, junction to package bottom outside center (natural convection)	7.8	°C/W	77

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.
- 3. Per JEDEC JESD51-6 with the board horizontal
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.
- 7. Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

8 Dimensions

8.1 Obtaining package dimensions

Package dimensions are provided in package drawing.

To find a package drawing, go to www.nxp.com and perform a keyword search for the drawing's document number:

Package	NXP Document Number
100 MAPBGA	98ASA00802D

Table continues on the next page...



Figure 36. Functional reset sequence short

The reset sequences shown in Figure 35 and Figure 36 are triggered by functional reset events. RESET_B is driven low during these two reset sequences only if the corresponding functional reset source (which triggered the reset sequence) was enabled to drive RESET_B low for the duration of the internal reset sequence. See the RGM_FBRE register in the device reference manual for more information.

11 Revision History

11.1 Revision History

The following table provides a revision history for this document.

Rev. No.	Date	Substantial Changes			
Rev 1	14 March 2013	Initial Release			

Rev. No.	Date	Substantial Changes
		 In section: Voltage monitor electrical characteristics Updated description for Low Voltage detector block. Added note, BCP56, MCP68 and MJD31 are guaranteed ballasts. In table: Voltage regulator electrical specifications
		 In section: Supply current characteristics In table: Current consumption characteristics I_{DD_BODY_4}: Updated SYS_CLK to 120 MHz. I_{DD_BODY_4}: Updated Max for T_a= 105 °C fand 85 °C) I_{dd_STOP}: Added condition for T_a= 105 °C and removed Max value for T_a= 85 °C. I_{DD_HV_ADC_REF}: Added condition for T_a= 105 °C and 85 °C and removed Max value for T_a= 25 °C. I_{DD_HV_FLASH}: Added condition for T_a= 105 °C and 85 °C In table: Low Power Unit (LPU) Current consumption characteristics LPU_RUN and LPU_STOP: Added condition for T_a= 105 °C and 85 °C In table: STANDBY Current consumption characteristics Added condition for T_a= 105 °C for all entries.
		 In section: I/O parameters In table: Functional Pad AC Specifications @ 3.3 V Range Updated values for 'pad_sr_hv (output)' In table: DC electrical specifications @ 3.3V Range Updateded Min and Max values for Vih and Vil respectively. In table: Functional Pad AC Specifications @ 5 V Range Updated values for 'pad_sr_hv (output)' In table DC electrical specifications @ 5 V Range Updated values for 'pad_sr_hv (output)' In table DC electrical specifications @ 5 V Range Updated values for 'pad_sr_hv (output)'

Table 51. Revision History (continued)