



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	e200z2, e200z4
Core Size	32-Bit Dual-Core
Speed	80MHz/160MHz
Connectivity	CANbus, Ethernet, I <sup>2</sup> C, LINbus, SAI, SPI, USB, USB OTG
Peripherals	DMA, LVD, POR, WDT
Number of I/O	178
Program Memory Size	3MB (3M × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 80x10b, 64x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	256-LBGA
Supplier Device Package	256-MAPPBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5746chk1ammj6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## NOTE

All optional features (Flash memory, RAM, Peripherals) start with lowest number or address (e.g., FlexCAN0) and end at highest available number or address (e.g., MPC574xB/C have 6 CAN, ending with FlexCAN5).

Feature	MPC5745B	MPC5744B	MPC5746B	MPC5744C MPC5745C MPC5746C			
CPUs	e200z4	e200z4	e200z4	e200z4	e200z4	e200z4	
				e200z2	e200z2	e200z2	
FPU	e200z4	e200z4	e200z4	e200z4	e200z4	e200z4	
Maximum	160MHz (Z4)	160MHz (Z4)	160MHz (Z4)	160MHz (Z4)	160MHz (Z4)	160MHz (Z4)	
Operating Frequency <sup>2</sup>				80MHz (Z2)	80MHz (Z2)	80MHz (Z2)	
Flash memory	2 MB	1.5 MB	3 MB	1.5 MB	2 MB	3 MB	
EEPROM support	E	Emulated up to 64	<	E	Emulated up to 64	<	
RAM	256 KB	192 KB	384 KB	192 KB	256 KB	384 KB	
			(Optional 512KB) <sup>3, 3</sup>			(Optional 512KB) <sup>3</sup>	
ECC			End t	o End			
SMPU			16 e	entry			
DMA			32 ch	annels			
10-bit ADC			36 Standar	d channels			
			32 Externa	al channels			
12-bit ADC			15 Precisio	n channels			
			16 Standar	d channels			
Analog Comparator			;	3			
BCTU			-	1			
SWT		1, SWT[0] <sup>4</sup>			2 <sup>4</sup>		
STM		1, STM[0]			2		
PIT-RTI			16 chan	nels PIT			
			1 chanr	nels RTI			
RTC/API			-	1			
Total Timer I/O <sup>5</sup>			64 ch	annels			
			16-	bits			
LINFlexD		1			1		
	Master and	Slave (LINFlexD[0 (LINFlexD[1:11])	), 11 Master	Master and	Slave (LINFlexD[0 (LINFlexD[1:15])	), 15 Master	
FlexCAN	6 with optional	CAN FD support	(FlexCAN[0:5])	8 with optional	CAN FD support	(FlexCAN[0:7])	
DSPI/SPI			4 x [	DSPI			
	4 x SPI						

Table 1. MPC5746C Family Comparison1

Table continues on the next page...

### Family comparison

## Table 1. MPC5746C Family Comparison1 (continued)

Feature	MPC5745B	MPC5744B	MPC5746B	MPC5744C	MPC5745C	MPC5746C	
l <sup>2</sup> C	4	4	4	4			
SAI/I <sup>2</sup> S	3	3	3		3		
FXOSC			8 - 40	) MHz			
SXOSC			32	KHz			
FIRC			16 1	MHz			
SIRC			128	KHz			
FMPLL				1			
Low Power Unit (LPU)			Y	es			
FlexRay 2.1 (dual channel)	Yes, 128 MB	Yes, 128 MB	Yes, 128 MB		Yes, 128 MB		
Ethernet (RMII, MII + 1588, Muti queue AVB support)	1	1	1	1			
CRC			-	1			
MEMU			2	2			
STCU2			-	1			
HSM-v2 (security)			Opti	onal			
Censorship			Y	es			
FCCU			-	1			
Safety level			Specific functions	ASIL-B certifiable			
User MBIST			Y	es			
I/O Retention in Standby			Y	es			
GPIO <sup>6</sup>			Up to 264 GPI an	d up to 246 GPIO			
Debug			JTA	GC,			
			cJT	AG			
Nexus		Z4 N3+ (C	Only available on 3	24BGA (developm	ent only))		
		Z2 N3+ (C	Only available on 3	24BGA (developm	ient only))		
Packages	176 LQFP-EP	176 LQFP-EP	176 LQFP-EP	176 LQFP-EP	176 LQFP-EP	176 LQFP-EP	
	256 BGA	256 BGA	256 BGA	256 BGA	256 BGA	256 BGA,	
	100 BGA	100 BGA	100 BGA	100 BGA	100 BGA	324 BGA (development only)	
						100 BGA	

1. Feature set dependent on selected peripheral multiplexing, table shows example. Peripheral availability is package dependent.

- 2. Based on 125°C ambient operating temperature and subject to full device characterization.
- 3. Contact NXP representative for part number
- 4. Additional SWT included when HSM option selected
- 5. See device datasheet and reference manual for information on to timer channel configuration and functions.
- 6. Estimated I/O count for largest proposed packages based on multiplexing with peripherals.

- 4. VDD\_LV supply pins should never be grounded (through a small impedance). If these are not driven, they should only be left floating
- 5. VIN1\_CMP\_REF  $\leq$  VDD\_HV\_A
- 6. This supply is shorted VDD\_HV\_A on lower packages.
- 7.  $T_J=150^{\circ}C$ . Assumes  $T_A=125^{\circ}C$ 
  - Assumes maximum θJA of 2s2p board. See Thermal attributes

## 4.3 Voltage regulator electrical characteristics

The voltage regulator is composed of the following blocks:

- Choice of generating supply voltage for the core area.
  - Control of external NPN ballast transistor
  - Generating core supply using internal ballast transistor
  - Connecting an external 1.25 V (nominal) supply directly without the NPN ballast
- Internal generation of the 3.3 V flash supply when device connected in 5V applications
- External bypass of the 3.3 V flash regulator when device connected in 3.3V applications
- Low voltage detector low threshold (LVD\_IO\_A\_LO) for V<sub>DD\_HV\_IO\_A supply</sub>
- Low voltage detector high threshold (LVD\_IO\_A\_Hi) for V<sub>DD\_HV\_IO\_A</sub> supply
- Low voltage detector (LVD\_FLASH) for 3.3 V flash supply (VDD\_HV\_FLA)
- Various low voltage detectors (LVD\_LV\_x)
- High voltage detector (HVD\_LV\_cold) for 1.2 V digital core supply (VDD\_LV)
- Power on Reset (POR\_LV) for 1.25 V digital core supply (VDD\_LV)
- Power on Reset (POR\_HV) for 3.3 V to 5 V supply (VDD\_HV\_A)

The following bipolar transistors<sup>1</sup> are supported, depending on the device performance requirements. As a minimum the following must be considered when determining the most appropriate solution to maintain the device under its maximum power dissipation capability: current, ambient temperature, mounting pad area, duty cycle and frequency for Idd, collector voltage, etc

<sup>1.</sup> BCP56, MCP68 and MJD31are guaranteed ballasts.

Table 8.	Voltage regulator	electrical s	pecifications (	(continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
C <sub>flash_</sub> reg <sup>4</sup>	External decoupling / stability capacitor for internal Flash regulators	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	1.32	2.2	3	μF
	Combined ESR of external capacitor	—	0.001	_	0.03	Ohm
C <sub>HV_VDD_A</sub>	VDD_HV_A supply capacitor <sup>5, 5</sup>	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	1	_	_	μF
C <sub>HV_VDD_B</sub>	VDD_HV_B supply capacitor <sup>5</sup>	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	1		_	μF
C <sub>HV_VDD_C</sub>	VDD_HV_C supply capacitor <sup>5</sup>	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	1	_	_	μF
C <sub>HV_ADC0</sub> C <sub>HV_ADC1</sub>	HV ADC supply decoupling capacitances	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	1		_	μF
C <sub>HV_ADR</sub> <sup>6</sup>	HV ADC SAR reference supply decoupling capacitances	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	0.47	_	_	μF
V <sub>DD_HV_BALL</sub>	FPREG Ballast collector supply voltage	When collector of NPN ballast is directly supplied by an on board supply source (not shared with VDD_HV_A supply pin) without any series resistance, that is, R <sub>C_BALLAST</sub> less than 0.01 Ohm.	2.25	_	5.5	V
R <sub>C_BALLAST</sub>	Series resistor on collector of FPREG ballast	When VDD_HV_BALLAST is shorted to VDD_HV_A on the board	_		0.1	Ohm
t <sub>SU</sub>	Start-up time with external ballastafter main supply (VDD_HV_A) stabilization	Cfp_reg = 3 μF	-	74	_	μs
t <sub>SU_int</sub>	Start-up time with internal ballast after main supply (VDD_HV_A) stabilization	Cfp_reg = 3 μF	-	103	_	μs
t <sub>ramp</sub>	Load current transient	lload from 15% to 55% $C_{f_{p} reg} = 3 \ \mu F$		1.0		μs

- Split capacitance on each pair VDD\_LV pin should sum up to a total value of C<sub>fp\_reg</sub>
   Typical values will vary over temperature, voltage, tolerance, drift, but total variation must not exceed minimum and maximum values.
- 3. Ceramic X7R or X5R type with capacitance-temperature characteristics +/-15% of -55 degC to +125degC is recommended. The tolerance +/-20% is acceptable.
- 4. It is required to minimize the board parasitic inductance from decoupling capacitor to VDD\_HV\_FLA pin and the routing inductance should be less than 1nH.

# 4.4 Voltage monitor electrical characteristics

Table 9.	Voltage	monitor	electrical	characteristics
----------	---------	---------	------------	-----------------

Symbol	Parameter	State	Conditions	Co	nfiguratio	on		Threshold		Unit
				Power Up	Mask Opt <sup>2, 2</sup>	Reset Type	Min	Тур	Max	V
V <sub>POR_LV</sub>	LV supply power	Fall	Untrimmed	Yes	No	Destructi	0.930	0.979	1.028	V
	on reset detector		Trimmed			ve	-	-	-	V
		Rise	Untrimmed	-			0.980	1.029	1.078	V
			Trimmed				-	-	-	V
V <sub>HVD_LV_col</sub>	LV supply high	Fall	Untrimmed	No	Yes	Function	Disabled	at Start		
d	voltage		Trimmed			al	1.325	1.345	1.375	V
	detecting at	Rise	Untrimmed				Disabled	at Start	1	
	device pin		Trimmed				1.345	1.365	1.395	V
V <sub>LVD_LV_PD</sub>	LV supply low	Fall	Untrimmed	Yes	No	Destructi	1.0800	1.1200	1.1600	V
2_hot	voltage		Trimmed			ve	1.1250	1.1425	1.1600	V
	detecting on the	Rise	Untrimmed				1.1000	1.1400	1.1800	V
	PD2 core (hot) area		Trimmed				1.1450	1.1625	1.1800	V
V <sub>LVD_LV_PD</sub>	LV supply low	Fall	Untrimmed	Yes	No	Destructi	1.0800	1.1200	1.1600	V
1_hot (BGFP)	1_hot (BGFP) voltage		Trimmed			ve	1.1140	1.1370	1.1600	V
	detecting on the	Rise	Untrimmed				1.1000	1.140	1.1800	V
	PD1 core (hot) area		Trimmed				1.1340	1.1570	1.1800	V
V <sub>LVD_LV_PD</sub>	LV supply low	Fall	Untrimmed	Yes	No	Destructi	1.0800	1.1200	1.1600	V
0_hot (BGFP)	voltage		Trimmed			ve	1.1140	1.1370	1.1600	V
	detecting on the	Rise	Untrimmed				1.1000	1.1400	1.1800	V
	PD0 core (hot) area		Trimmed				1.1340	1.1570	1.1800	V
V <sub>POR_HV</sub>	HV supply power	Fall	Untrimmed	Yes	No	Destructi	2.7000	2.8500	3.0000	V
	on reset detector		Trimmed			ve	-	-	-	V
		Rise	Untrimmed				2.7500	2.9000	3.0500	V
			Trimmed				-	-	-	V
V <sub>LVD_IO_A_L</sub>	HV IO_A supply	Fall	Untrimmed	Yes	No	Destructi	2.7500	2.9230	3.0950	V
0 <sup>3, 3</sup>	low voltage		Trimmed			ve	2.9780	3.0390	3.1000	V
	range	Rise	Untrimmed				2.7800	2.9530	3.1250	V
			Trimmed				3.0080	3.0690	3.1300	V
V <sub>LVD_IO_A_H</sub>	HV IO_A supply	Fall	Trimmed	No	Yes	Destructi	Disabled	at Start		
1 <sup>°</sup>	low voltage					ve	4.0600	4.151	4.2400	V
	range	Rise	Trimmed				Disabled	l at Start		
							4.1150	4.2010	4.3000	V

Table continues on the next page ...

Symbol	Parameter	Conditions <sup>1</sup>	Min	Тур	Max	Unit
I <sub>DD_BODY_2</sub> 6	RUN Body Mode Profile Operating current	LV supply + HV supply + HV Flash supply + 2 x HV ADC supplies <sup>4</sup>	—	_	246	mA
		$T_a = 125^{\circ}C^5$				
		V <sub>DD_LV</sub> = 1.25 V				
		VDD_HV_A = 5.5V				
		SYS_CLK = 160MHz				
		T <sub>a</sub> = 105°C		—	235	mA
		$T_a = 85^{\circ}C$	—	—	210	mA
I <sub>DD_BODY_3</sub> 7	RUN Body Mode Profile Operating current	LV supply + HV supply + HV Flash supply + 2 x HV ADC supplies <sup>4</sup>	_	_	181	mA
		T <sub>a</sub> = 125 °C <sup>5</sup>				
		V <sub>DD_LV</sub> = 1.25 V				
		VDD_HV_A = 5.5V				
		SYS_CLK = 120MHz				
		T <sub>a</sub> = 105 °C	—	—	176	mA
		$T_a = 85^{\circ}C$		—	171	mA
IDD_BODY_4 <sup>8</sup>	RUN Body Mode Profile Operating current	LV supply + HV supply + HV Flash supply + 2 x HV ADC supplies <sup>4</sup>		—	264	mA
		T <sub>a</sub> = 125 °C <sup>5</sup>				
		V <sub>DD_LV</sub> = 1.25 V				
		VDD_HV_A = 5.5V				
		SYS_CLK = 120MHz				
		T <sub>a</sub> = 105 °C	—	—	176	mA
		T <sub>a</sub> = 85 °C	—	—	171	mA
I <sub>DD_STOP</sub>	STOP mode Operating current	$T_{a} = 125 \ ^{\circ}C^{9}$	-	-	49	mA
		V <sub>DD_LV</sub> = 1.25 V				
		T <sub>a</sub> = 105 °C	<u> </u>	10.6	—	
		V <sub>DD_LV</sub> = 1.25 V				
		T <sub>a</sub> = 85 °C		8.1	—	
		$V_{DD_{LV}} = 1.25 V$				
		T <sub>a</sub> = 25 °C		4.6	—	
		$V_{DD_{LV}} = 1.25 V$				

## Table 10. Current consumption characteristics (continued)

Table continues on the next page...

### Peripheral operating requirements and behaviours

Symbol	Parameter	Conditions		Value		
			Min	Тур	Max	1
V <sub>HYS</sub>	CMOS Input Buffer hysterisis	—	300	—	—	mV
V <sub>DD_POR</sub>	Minimum supply for strong pull-down activation	—	_	-	1.2	V
I <sub>OL_R</sub>	Strong pull-down current <sup>1, 1</sup>	Device under power-on reset	0.2	—	-	mA
		$V_{DD_HV_A} = V_{DD_POR}$				
		$V_{OL} = 0.35^* V_{DD_HV_A}$				
		Device under power-on reset	11	—	-	mA
		$V_{DD_HV_A} = V_{DD_POR}$				
		$V_{OL} = 0.35^* V_{DD_HV_IO}$				
W <sub>FRST</sub>	RESET input filtered pulse	—	—	—	500	ns
W <sub>NFRST</sub>	RESET input not filtered pulse		2000	_	_	ns
ll <sub>WPU</sub> l	Weak pull-up current absolute value	RESET pin V <sub>IN</sub> = V <sub>DD</sub>	23	_	82	μA

 Table 18.
 Functional reset pad electrical specifications (continued)

1. Strong pull-down is active on PHASE0, PHASE1, PHASE2, and the beginning of PHASE3 for RESET.

# 5.6 PORST electrical specifications

## Table 19. PORST electrical specifications

Symbol	Parameter		Value			
		Min	Тур	Max	1	
W <sub>FPORST</sub>	PORST input filtered pulse	_	_	200	ns	
W <sub>NFPORST</sub>	PORST input not filtered pulse	1000	_	—	ns	
V <sub>IH</sub>	Input high level	0.65 x V <sub>DD_HV_A</sub>	_	—	V	
V <sub>IL</sub>	Input low level		_	0.35 x V <sub>DD_HV_A</sub>	V	

# 6 Peripheral operating requirements and behaviours

# 6.1 Analog

## 6.1.1 ADC electrical specifications

The device provides a 12-bit Successive Approximation Register (SAR) Analog-to-Digital Converter.

# 6.2 Clocks and PLL interfaces modules

## 6.2.1 Main oscillator electrical characteristics

This device provides a driver for oscillator in pierce configuration with amplitude control. Controlling the amplitude allows a more sinusoidal oscillation, reducing in this way the EMI. Other benefits arises by reducing the power consumption. This Loop Controlled Pierce (LCP mode) requires good practices to reduce the stray capacitance of traces between crystal and MCU.

An operation in Full Swing Pierce (FSP mode), implemented by an inverter is also available in case of parasitic capacitances and cannot be reduced by using crystal with high equivalent series resistance. For this mode, a special care needs to be taken regarding the serial resistance used to avoid the crystal overdrive.

Other two modes called External (EXT Wave) and disable (OFF mode) are provided. For EXT Wave, the drive is disabled and an external source of clock within CMOS level based in analog oscillator supply can be used. When OFF, EXTAL is pulled down by 240 Kohms resistor and the feedback resistor remains active connecting XTAL through EXTAL by 1M resistor.



Figure 7. Oscillator connections scheme

Table 23.	Main oscillator	electrical	characteristics
-----------	-----------------	------------	-----------------

Symbol	Parameter	Mode	Conditions	Min	Тур	Мах	Unit
fxoschs	Oscillator frequency	FSP/LCP		8		40	MHz
9 <sub>mXOSCHS</sub>	Driver	LCP			23		mA/V
	Transconduct ance	FSP			33		
V <sub>XOSCHS</sub>	Oscillation	LCP <sup>1, 2, 1, 2</sup>	8 MHz		1.0		V <sub>PP</sub>
	Amplitude		16 MHz		1.0		
			40 MHz		0.8		
T <sub>XOSCHSSU</sub>	Startup time	FSP/LCP <sup>1</sup>	8 MHz		2		ms
			16 MHz		1		
			40 MHz	]	0.5	]	

Table continues on the next page...

#### Memory interfaces

Symbol	Characteristic	Min	Typical	Max <sup>1, 1</sup>	Units 2, 2
tai256kseq	Array Integrity time for sequential sequence on 256 KB block.	_	_	8192 x Tperiod x Nread	_
t <sub>mr16kseq</sub>	Margin Read time for sequential sequence on 16 KB block.	73.81	_	110.7	μs
t <sub>mr32kseq</sub>	Margin Read time for sequential sequence on 32 KB block.	128.43	_	192.6	μs
t <sub>mr64kseq</sub>	Margin Read time for sequential sequence on 64 KB block.	237.65	—	356.5	μs
t <sub>mr256kseq</sub>	Margin Read time for sequential sequence on 256 KB block.	893.01	—	1,339.5	μs

### Table 31. Flash memory Array Integrity and Margin Read specifications (continued)

- Array Integrity times need to be calculated and is dependent on system frequency and number of clocks per read. The
  equation presented require Tperiod (which is the unit accurate period, thus for 200 MHz, Tperiod would equal 5e-9) and
  Nread (which is the number of clocks required for read, including pipeline contribution. Thus for a read setup that requires
  6 clocks to read with no pipeline, Nread would equal 6. For a read setup that requires 6 clocks to read, and has the
  address pipeline set to 2, Nread would equal 4 (or 6 2).)
- 2. The units for Array Integrity are determined by the period of the system clock. If unit accurate period is used in the equation, the results of the equation are also unit accurate.

## 6.3.3 Flash memory module life specifications Table 32. Flash memory module life specifications

Symbol	Characteristic	Conditions	Min	Typical	Units
Array P/E cycles	Number of program/erase cycles per block for 16 KB, 32 KB and 64 KB blocks. <sup>1, 1</sup>	—	250,000	_	P/E cycles
	Number of program/erase cycles per block for 256 KB blocks. <sup>2, 2</sup>	—	1,000	250,000	P/E cycles
Data retention	Minimum data retention.	Blocks with 0 - 1,000 P/E cycles.	50	—	Years
		Blocks with 100,000 P/E cycles.	20	—	Years
		Blocks with 250,000 P/E cycles.	10		Years

1. Program and erase supported across standard temperature specs.

2. Program and erase supported across standard temperature specs.

## 6.3.4 Data retention vs program/erase cycles

Graphically, Data Retention versus Program/Erase Cycles can be represented by the following figure. The spec window represents qualified limits. The extrapolated dotted line demonstrates technology capability, however is beyond the qualification limits.



## 6.3.5 Flash memory AC timing specifications Table 33. Flash memory AC timing specifications

Symbol	Characteristic	Min	Typical	Max	Units
t <sub>psus</sub>	Time from setting the MCR-PSUS bit until MCR-DONE bit is set to a 1.	_	9.4 plus four system clock periods	11.5 plus four system clock periods	μs
t <sub>esus</sub>	Time from setting the MCR-ESUS bit until MCR-DONE bit is set to a 1.	_	16 plus four system clock periods	20.8 plus four system clock periods	μs
t <sub>res</sub>	Time from clearing the MCR-ESUS or PSUS bit with EHV = 1 until DONE goes low.	—	_	100	ns
t <sub>done</sub>	Time from 0 to 1 transition on the MCR-EHV bit initiating a program/erase until the MCR-DONE bit is cleared.	—	_	5	ns
t <sub>dones</sub>	Time from 1 to 0 transition on the MCR-EHV bit aborting a program/erase until the MCR-DONE bit is set to a 1.		16 plus four system clock periods	20.8 plus four system clock periods	μs

Table continues on the next page...



Figure 14. DSPI modified transfer format timing – slave, CPHA = 0



Figure 15. DSPI modified transfer format timing — slave, CPHA = 1



Figure 16. DSPI PCS strobe (PCSS) timing

## 6.4.2 FlexRay electrical specifications

## 6.4.2.1 FlexRay timing

This section provides the FlexRay Interface timing characteristics for the input and output signals. It should be noted that these are recommended numbers as per the FlexRay EPL v3.0 specification, and subject to change per the final timing analysis of the device.

## 6.4.2.2 TxEN



## Figure 17. TxEN signal

Name	Description	Min	Max	Unit
dCCTxEN <sub>RISE25</sub>	Rise time of TxEN signal at CC	—	9	ns
dCCTxEN <sub>FALL25</sub>	Fall time of TxEN signal at CC	_	9	ns
dCCTxEN <sub>01</sub>	Sum of delay between Clk to Q of the last FF and the final output buffer, rising edge	_	25	ns
dCCTxEN <sub>10</sub>	Sum of delay between Clk to Q of the last FF and the final output buffer, falling edge	_	25	ns

1. All parameters specified for  $V_{DD_HV_IOx}$  = 3.3 V -5%, +±10%, TJ = -40 °C / 150 °C, TxEN pin load maximum 25 pF

### Debug specifications



Figure 26. JTAG test access port timing

## Table 46. Nexus debug port timing <sup>1</sup> (continued)

No.	Symbol	Parameter	Condition s	Min	Max	Unit
9	t <sub>NTDIH</sub> , t <sub>NTMSH</sub>	TDI, TMS Data Hold Time	_	5	_	ns
10	t <sub>JOV</sub>	TCK Low to TDO/RDY Data Valid	—	0	25	ns

1. JTAG specifications in this table apply when used for debug functionality. All Nexus timing relative to MCKO is measured from 50% of MCKO and 50% of the respective signal.

- 2. For all Nexus modes except DDR mode, MDO, MSEO, and EVTO data is held valid until next MCKO low cycle.
- 3. The system clock frequency needs to be four times faster than the TCK frequency.



Figure 28. Nexus output timing



Figure 29. Nexus EVTI Input Pulse Width

## 6.5.4 External interrupt timing (IRQ pin) Table 48. External interrupt timing specifications

No.	Symbol	Parameter	Conditions	Min	Max	Unit
1	t <sub>IPWL</sub>	IRQ pulse width low	—	3	—	t <sub>CYC</sub>
2	t <sub>IPWH</sub>	IRQ pulse width high	—	3	_	t <sub>CYC</sub>
3	t <sub>ICYC</sub>	IRQ edge to edge time	_	6		t <sub>CYC</sub>

These values applies when IRQ pins are configured for rising edge or falling edge events, but not both.



Figure 31. External interrupt timing

# 7 Thermal attributes

# 7.1 Thermal attributes

Board type	Symbol	Description	176LQFP	Unit	Notes
Single-layer (1s)	R <sub>θJA</sub>	Thermal resistance, junction to ambient (natural convection)	50.7	°C/W	11, 22
Four-layer (2s2p)	R <sub>θJA</sub>	Thermal resistance, junction to ambient (natural convection)	24.2	°C/W	1, 2, 33
Single-layer (1s)	R <sub>ejma</sub>	Thermal resistance, junction to ambient (200 ft./ min. air speed)	38.1	°C/W	1, 3

Table continues on the next page ...

#### **Thermal attributes**

Board type	Symbol	Description	324 MAPBGA	Unit	Notes
—	R <sub>θJB</sub>	Thermal resistance, junction to board	16.8	°C/W	44
	R <sub>0JC</sub>	Thermal resistance, junction to case	7.4	°C/W	55
_	Ψ <sub>JT</sub>	Thermal characterization parameter, junction to package top natural convection	0.2	°C/W	66
_	Ψ <sub>JB</sub>	Thermal characterization parameter, junction to package bottom natural convection	7.3	°C/W	77

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per JEDEC JESD51-2 with the single layer board horizontal. Board meets JESD51-9 specification.
- 3. Per JEDEC JESD51-6 with the board horizontal
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.
- 7. Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

Board type	Symbol	Description	256 MAPBGA	Unit	Notes
Single-layer (1s)	R <sub>eJA</sub>	Thermal resistance, junction to ambient (natural convection)	42.6	°C/W	11, 22
Four-layer (2s2p)	R <sub>0JA</sub>	Thermal resistance, junction to ambient (natural convection)	26.0	°C/W	1,2,33
Single-layer (1s)	R <sub>ejma</sub>	Thermal resistance, junction to ambient (200 ft./ min. air speed)	31.0	°C/W	1,3
Four-layer (2s2p)	R <sub>eJMA</sub>	Thermal resistance, junction to ambient (200 ft./ min. air speed)	21.3	°C/W	1,3
_	R <sub>θJB</sub>	Thermal resistance, junction to board	12.8	°C/W	44

Table continues on the next page...

#### Thermal attributes

Board type	Symbol	Description	256 MAPBGA	Unit	Notes
_	R <sub>θJC</sub>	Thermal resistance, junction to case	7.9	°C/W	55
	Ψ <sub>JT</sub>	Thermal characterization parameter, junction to package top outside center (natural convection)	0.2	°C/W	66
	R <sub>0JB_CSB</sub>	Thermal characterization parameter, junction to package bottom outside center (natural convection)	9.0	°C/W	77

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.
- 3. Per JEDEC JESD51-6 with the board horizontal
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.
- 7. Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

Board type	Symbol	Description	100 MAPBGA	Unit	Notes
Single-layer (1s)	R <sub>0JA</sub>	Thermal resistance, junction to ambient (natural convection)	50.9	°C/W	1, 21,2
Four-layer (2s2p)	R <sub>0JA</sub>	Thermal resistance, junction to ambient (natural convection)	27.0	°C/W	1,2,33
Single-layer (1s)	R <sub>ejma</sub>	Thermal resistance, junction to ambient (200 ft./ min. air speed)	38.0	°C/W	1,3
Four-layer (2s2p)	R <sub>eJMA</sub>	Thermal resistance, junction to ambient (200 ft./ min. air speed)	22.2	°C/W	1,3

Table continues on the next page ...

**Reset sequence** 















Figure 35. Functional reset sequence long

#### **Revision History**

Rev. No.	Date	Substantial Changes
Rev 5.1	22 May 2017	Removed the Introduction section from Section 4 "General".
		<ul> <li>In AC Specifications@3.3V section, removed note related to Cz results and added two notes.</li> </ul>
		<ul> <li>In AC Specifications@5V section, added two notes.</li> </ul>
		<ul> <li>In ADC Electrical Specifications section, added spec value of "ADC Analog Pad" at Max leakage (standard channel)@ 105 C T<sub>A</sub> in "ADC conversion characteristics (for 10-bit)" table.</li> </ul>
		<ul> <li>In PLL Electrical Specifications section, updated the first footnote of "Jitter calculation" table.</li> </ul>
		<ul> <li>In Analog Comparator Electrical Specifications section, updated the TDLS (propagation delay, low power mode) max value in "Comparator and 6-bit DAC electrical specifications" table to 21 us.</li> </ul>
		<ul> <li>In Recommended Operating Conditions section, updated the footnote link to T<sub>A</sub> in "Recommended operating conditions (V DD_HV_x = 5V)" table.</li> </ul>

Table 51. Revision History (continued)