

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	e200z2, e200z4
Core Size	32-Bit Dual-Core
Speed	80MHz/160MHz
Connectivity	CANbus, Ethernet, I <sup>2</sup> C, LINbus, SAI, SPI, USB, USB OTG
Peripherals	DMA, LVD, POR, WDT
Number of I/O	129
Program Memory Size	3MB (3M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 80x10b, 64x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP Exposed Pad
Supplier Device Package	176-LQFP (24x24)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5746ck1amku2">https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5746ck1amku2</a>

- Debug functionality
  - e200z2 core:NDI per IEEE-ISTO 5001-2008 Class3+
  - e200z4 core: NDI per IEEE-ISTO 5001-2008 Class 3+
- Timer
  - 16 Periodic Interrupt Timers (PITs)
  - Two System Timer Modules (STM)
  - Three Software Watchdog Timers (SWT)
  - 64 Configurable Enhanced Modular Input Output Subsystem (eMIOS) channels
- Device/board boundary Scan testing supported with Joint Test Action Group (JTAG) of IEEE 1149.1 and IEEE 1149.7 (CJTAG)
- Security
  - Hardware Security Module (HSMv2)
  - Password and Device Security (PASS) supporting advanced censorship and life-cycle management
  - One Fault Collection and Control Unit (FCCU) to collect faults and issue interrupts
- Functional Safety
  - ISO26262 ASIL-B compliance
- Multiple operating modes
  - Includes enhanced low power operation

# 1 Block diagram




Figure 1. MPC5746C block diagram

## 2 Family comparison

The following table provides a summary of the different members of the MPC5746C family and their proposed features. This information is intended to provide an understanding of the range of functionality offered by this family. For full details of all of the family derivatives please contact your marketing representative.

## 4.2 Recommended operating conditions

The following table describes the operating conditions for the device, and for which all specifications in the data sheet are valid, except where explicitly noted. The device operating conditions must not be exceeded in order to guarantee proper operation and reliability. The ranges in this table are design targets and actual data may vary in the given range.

### NOTE

- For normal device operations, all supplies must be within operating range corresponding to the range mentioned in following tables. This is required even if some of the features are not used.
- If VDD\_HV\_A is in 3.3V range, VDD\_HV\_FLA should be externally supplied using a 3.3V source. If VDD\_HV\_A is in 3.3V range, VDD\_HV\_FLA should be shorted to VDD\_HV\_A.
- VDD\_HV\_A, VDD\_HV\_B and VDD\_HV\_C are all independent supplies and can each be set to 3.3V or 5V. The following tables: 'Recommended operating conditions (VDD\_HV\_x = 3.3 V)' and table 'Recommended operating conditions (VDD\_HV\_x = 5 V)' specify their ranges when configured in 3.3V or 5V respectively.

**Table 6. Recommended operating conditions ( $V_{DD\_HV\_x} = 3.3$  V)**

Symbol	Parameter	Conditions <sup>1</sup>	Min <sup>2</sup>	Max	Unit
$V_{DD\_HV\_A}$	HV IO supply voltage	—	3.15	3.6	V
$V_{DD\_HV\_B}$					
$V_{DD\_HV\_C}$					
$V_{DD\_HV\_FLA}$ <sup>3</sup>	HV flash supply voltage	—	3.15	3.6	V
$V_{DD\_HV\_ADC1\_REF}$	HV ADC1 high reference voltage	—	3.0	5.5	V
$V_{DD\_HV\_ADC0}$	HV ADC supply voltage	—	$\max(V_{DD\_H\_V\_A}, V_{DD\_H\_V\_B}, V_{DD\_H\_V\_C}) - 0.05$	3.6	V
$V_{DD\_HV\_ADC1}$					
$V_{SS\_HV\_ADC0}$	HV ADC supply ground	—	-0.1	0.1	V
$V_{SS\_HV\_ADC1}$					
$V_{DD\_LV}$ <sup>4, 5</sup>	Core supply voltage	—	1.2	1.32	V
$V_{IN1\_CMP\_REF}$ <sup>6, 7</sup>	Analog Comparator DAC reference voltage	—	3.15	3.6	V
$I_{INJPAD}$	Injected input current on any pin during overload condition	—	-3.0	3.0	mA

Table continues on the next page...

## 4.4 Voltage monitor electrical characteristics

**Table 9. Voltage monitor electrical characteristics**

Symbol	Parameter	State	Conditions	Configuration			Threshold			Unit
				Power Up 1	Mask Opt <sup>2, 2</sup>	Reset Type	Min	Typ	Max	
V <sub>POR_LV</sub>	LV supply power on reset detector	Fall	Untrimmed	Yes	No	Destructive	0.930	0.979	1.028	V
			Trimmed				-	-	-	V
		Rise	Untrimmed				0.980	1.029	1.078	V
			Trimmed				-	-	-	V
V <sub>HVD_LV_col_d</sub>	LV supply high voltage monitoring, detecting at device pin	Fall	Untrimmed	No	Yes	Functional	Disabled at Start			
			Trimmed				1.325	1.345	1.375	V
		Rise	Untrimmed				Disabled at Start			
			Trimmed				1.345	1.365	1.395	V
V <sub>LVD_LV_PD_2_hot</sub>	LV supply low voltage monitoring, detecting on the PD2 core (hot) area	Fall	Untrimmed	Yes	No	Destructive	1.0800	1.1200	1.1600	V
			Trimmed				1.1250	1.1425	1.1600	V
		Rise	Untrimmed				1.1000	1.1400	1.1800	V
			Trimmed				1.1450	1.1625	1.1800	V
V <sub>LVD_LV_PD_1_hot (BGFP)</sub>	LV supply low voltage monitoring, detecting on the PD1 core (hot) area	Fall	Untrimmed	Yes	No	Destructive	1.0800	1.1200	1.1600	V
			Trimmed				1.1140	1.1370	1.1600	V
		Rise	Untrimmed				1.1000	1.140	1.1800	V
			Trimmed				1.1340	1.1570	1.1800	V
V <sub>LVD_LV_PD_0_hot (BGFP)</sub>	LV supply low voltage monitoring, detecting on the PD0 core (hot) area	Fall	Untrimmed	Yes	No	Destructive	1.0800	1.1200	1.1600	V
			Trimmed				1.1140	1.1370	1.1600	V
		Rise	Untrimmed				1.1000	1.1400	1.1800	V
			Trimmed				1.1340	1.1570	1.1800	V
V <sub>POR_HV</sub>	HV supply power on reset detector	Fall	Untrimmed	Yes	No	Destructive	2.7000	2.8500	3.0000	V
			Trimmed				-	-	-	V
		Rise	Untrimmed				2.7500	2.9000	3.0500	V
			Trimmed				-	-	-	V
V <sub>LVD_IO_A_L_O<sup>3, 3</sup></sub>	HV IO_A supply low voltage monitoring - low range	Fall	Untrimmed	Yes	No	Destructive	2.7500	2.9230	3.0950	V
			Trimmed				2.9780	3.0390	3.1000	V
		Rise	Untrimmed				2.7800	2.9530	3.1250	V
			Trimmed				3.0080	3.0690	3.1300	V
V <sub>LVD_IO_A_H<sup>3</sup></sub>	HV IO_A supply low voltage monitoring - high range	Fall	Trimmed	No	Yes	Destructive	Disabled at Start			
			Trimmed				4.0600	4.151	4.2400	V
		Rise	Trimmed				Disabled at Start			
			Trimmed				4.1150	4.2010	4.3000	V

Table continues on the next page...

**Table 9. Voltage monitor electrical characteristics (continued)**

Symbol	Parameter	State	Conditions	Configuration			Threshold			Unit
				Power Up <sup>1</sup>	Mask Opt <sup>2, 2</sup>	Reset Type	Min	Typ	Max	
V <sub>LVD_LV_PD_2_cold</sub>	LV supply low voltage monitoring, detecting at the device pin	Fall	Untrimmed	No	Yes	Functional	Disabled at Start			
			Trimmed				1.1400	1.1550	1.1750	V
		Rise	Untrimmed				Disabled at Start			
			Trimmed				1.1600	1.1750	1.1950	V

1. All monitors that are active at power-up will gate the power up recovery and prevent exit from POWERUP phase until the minimum level is crossed. These monitors can in some cases be masked during normal device operation, but when active will always generate a destructive reset.
2. Voltage monitors marked as non maskable are essential for device operation and hence cannot be masked.
3. There is no voltage monitoring on the V<sub>DD\_HV\_ADC0</sub>, V<sub>DD\_HV\_ADC1</sub>, V<sub>DD\_HV\_B</sub> and V<sub>DD\_HV\_C</sub> I/O segments. For applications requiring monitoring of these segments, either connect these to V<sub>DD\_HV\_A</sub> at the PCB level or monitor externally.

## 4.5 Supply current characteristics

Current consumption data is given in the following table. These specifications are design targets and are subject to change per device characterization.

### NOTE

The ballast must be chosen in accordance with the ballast transistor supplier operating conditions and recommendations.

**Table 10. Current consumption characteristics**

Symbol	Parameter	Conditions <sup>1</sup>	Min	Typ	Max	Unit
I <sub>DD_BODY_1_2, 3</sub>	RUN Body Mode Profile Operating current	LV supply + HV supply + HV Flash supply + 2 x HV ADC supplies <sup>4, 4</sup> T <sub>a</sub> = 125°C <sup>5, 5</sup> V <sub>DD_LV</sub> = 1.25 V V <sub>DD_HV_A</sub> = 5.5V SYS_CLK = 80MHz	—	—	147	mA
		T <sub>a</sub> = 105°C	—	—	142	mA
		T <sub>a</sub> = 85 °C	—	—	137	mA

Table continues on the next page...

**Table 10. Current consumption characteristics (continued)**

Symbol	Parameter	Conditions <sup>1</sup>	Min	Typ	Max	Unit
$I_{DD\_HV\_ADC\_REF}$ <sup>10, 11, 11</sup>	ADC REF Operating current	$T_a = 125^\circ C$ <sup>5</sup> 2 ADCs operating at 80 MHz $V_{DD\_HV\_ADC\_REF} = 5.5 V$	—	200	400	µA
		$T_a = 105^\circ C$ 2 ADCs operating at 80 MHz $V_{DD\_HV\_ADC\_REF} = 5.5 V$	—	200	—	
		$T_a = 85^\circ C$ 2 ADCs operating at 80 MHz $V_{DD\_HV\_ADC\_REF} = 5.5 V$	—	200	—	
		$T_a = 25^\circ C$ 2 ADCs operating at 80 MHz $V_{DD\_HV\_ADC\_REF} = 3.6 V$	—	200	—	
$I_{DD\_HV\_ADCx}$ <sup>11</sup>	ADC HV Operating current	$T_a = 125^\circ C$ <sup>5</sup> ADC operating at 80 MHz $V_{DD\_HV\_ADC} = 5.5 V$	—	1.2	2	mA
		$T_a = 25^\circ C$ ADC operating at 80 MHz $V_{DD\_HV\_ADC} = 3.6 V$	—	1	2	
$I_{DD\_HV\_FLASH}$ <sup>12</sup>	Flash Operating current during read access	$T_a = 125^\circ C$ <sup>5</sup> 3.3 V supplies 160 MHz frequency	—	40	45	mA
		$T_a = 105^\circ C$ 3.3 V supplies 160 MHz frequency	—	40	45	
		$T_a = 85^\circ C$ 3.3 V supplies 160 MHz frequency	—	40	45	

1. The content of the Conditions column identifies the components that draw the specific current.
2. Single e200Z4 core cache disabled @80 MHz, no FlexRay, no ENET, 2 x CAN, 8 LINFlexD, 2 SPI, ADC0 and 1 used constantly, no HSM, Memory: 2M flash, 128K RAM RUN mode, Clocks: FIRC on, XOSC, PLL on, SIRC on for TOD, no 32KHz crystal (TOD runs off SIRC).
3. Recommended Transistors:MJD31 @ 85°C, 105°C and 125°C. In case of internal ballast mode, it is expected that the external ballast is not mounted and BAL\_SELECT\_INT pin is tied to VDD\_HV\_A supply on board. Internal ballast can be used for all use cases with current consumption upto 150mA
4. The power consumption does not consider the dynamic current of I/Os
5. Tj=150°C. Assumes Ta=125°C
  - Assumes maximum θJA of 2s2p board. See [Thermal attributes](#)
6. e200Z4 core, 160MHz, cache enabled; e200Z2 core , 80MHz, no FlexRay, no ENET, 7 CAN, 16 LINFlexD, 4 SPI, 1x ADC used constantly, includes HSM at start-up / periodic use, Memory: 3M flash, 256K RAM, Clocks: FIRC on, XOSC on, PLL on, SIRC on, no 32KHz crystal
7. e200Z4 core, 120MHz, cache enabled; e200Z2 core, 60MHz; no FlexRay, no ENET, 7 CAN, 16 LINFlexD, 4 SPI, 1x ADC used constantly, includes HSM at start-up / periodic use, Memory: 3M flash, 128K RAM, Clocks: FIRC on, XOSC on, PLL on, SIRC on, no 32KHz crystal

**Table 12. STANDBY Current consumption characteristics  
(continued)**

Symbol	Parameter	Conditions <sup>1</sup>	Min	Typ	Max	Unit
STANDBY2	STANDBY with 128K RAM	T <sub>a</sub> = 25 °C	—	75	—	µA
		T <sub>a</sub> = 85 °C	—	155	730	
		T <sub>a</sub> = 105 °C	—	255	1350	
		T <sub>a</sub> = 125 °C <sup>2</sup>	—	396	2600	
STANDBY3	STANDBY with 256K RAM	T <sub>a</sub> = 25 °C	—	80	—	µA
		T <sub>a</sub> = 85 °C	—	180	800	
		T <sub>a</sub> = 105 °C	—	290	1425	
		T <sub>a</sub> = 125 °C <sup>2</sup>	—	465	2900	
STANDBY3	FIRC ON	T <sub>a</sub> = 25 °C	—	500	—	µA

1. The content of the Conditions column identifies the components that draw the specific current.
2. Assuming Ta=Tj, as the device is in static (fully clock gated) mode. Assumes maximum θJA of 2s2p board. See [Thermal attributes](#)

## 4.6 Electrostatic discharge (ESD) characteristics

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n + 1) supply pin). This test conforms to the AEC-Q100-002/-003/-011 standard.

### NOTE

A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

**Table 13. ESD ratings**

Symbol	Parameter	Conditions <sup>1</sup>	Class	Max value <sup>2</sup>	Unit
V <sub>ESD(HBM)</sub>	Electrostatic discharge (Human Body Model)	T <sub>A</sub> = 25 °C conforming to AEC-Q100-002	H1C	2000	V
V <sub>ESD(CDM)</sub>	Electrostatic discharge (Charged Device Model)	T <sub>A</sub> = 25 °C conforming to AEC-Q100-011	C3A	500 750 (corners)	V

1. All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.
2. Data based on characterization results, not tested in production.

## Peripheral operating requirements and behaviours

**Table 18. Functional reset pad electrical specifications (continued)**

Symbol	Parameter	Conditions	Value			Unit
			Min	Typ	Max	
$V_{HYS}$	CMOS Input Buffer hysteresis	—	300	—	—	mV
$V_{DD\_POR}$	Minimum supply for strong pull-down activation	—	—	—	1.2	V
$I_{OL\_R}$	Strong pull-down current <sup>1, 1</sup>	Device under power-on reset $V_{DD\_HV\_A} = V_{DD\_POR}$ $V_{OL} = 0.35 \times V_{DD\_HV\_A}$	0.2	—	—	mA
		Device under power-on reset $V_{DD\_HV\_A} = V_{DD\_POR}$ $V_{OL} = 0.35 \times V_{DD\_HV\_IO}$	11	—	—	mA
$W_{FRST}$	RESET input filtered pulse	—	—	—	500	ns
$W_{NFRST}$	RESET input not filtered pulse	—	2000	—	—	ns
$ I_{WPUL} $	Weak pull-up current absolute value	RESET pin $V_{IN} = V_{DD}$	23	—	82	$\mu A$

1. Strong pull-down is active on PHASE0, PHASE1, PHASE2, and the beginning of PHASE3 for RESET.

## 5.6 PORST electrical specifications

**Table 19. PORST electrical specifications**

Symbol	Parameter	Value			Unit
		Min	Typ	Max	
$W_{FPORST}$	PORST input filtered pulse	—	—	200	ns
$W_{NFPORST}$	PORST input not filtered pulse	1000	—	—	ns
$V_{IH}$	Input high level	0.65 x $V_{DD\_HV\_A}$	—	—	V
$V_{IL}$	Input low level	—	—	0.35 x $V_{DD\_HV\_A}$	V

## 6 Peripheral operating requirements and behaviours

### 6.1 Analog

#### 6.1.1 ADC electrical specifications

The device provides a 12-bit Successive Approximation Register (SAR) Analog-to-Digital Converter.

**Table 20. ADC conversion characteristics (for 12-bit) (continued)**

Symbol	Parameter	Conditions	Min	Typ <sup>1</sup>	Max	Unit
R <sub>AD</sub> <sup>6</sup>	Internal resistance of analog source	—	—	—	825	Ω
INL	Integral non-linearity (precise channel)	—	-2	—	2	LSB
INL	Integral non-linearity (standard channel)	—	-3	—	3	LSB
DNL	Differential non-linearity	—	-1	—	1	LSB
OFS	Offset error	—	-6	—	6	LSB
GNE	Gain error	—	-4	—	4	LSB
ADC Analog Pad (pad going to one ADC)	Max leakage (precision channel)	150 °C	—	—	250	nA
	Max leakage (standard channel)	150 °C	—	—	2500	nA
	Max leakage (standard channel)	105 °C <sub>TA</sub>	—	5	250	nA
	Max positive/negative injection		-5	—	5	mA
TUE <sub>precision channels</sub>	Total unadjusted error for precision channels	Without current injection	-6	+/-4	6	LSB
		With current injection <sup>7,7</sup>		+/-5		LSB
TUE <sub>standard/extended channels</sub>	Total unadjusted error for standard/extended channels	Without current injection	-8	+/-6	8	LSB
		With current injection <sup>7</sup>		+/-8		LSB
t <sub>recovery</sub>	STOP mode to Run mode recovery time				< 1	μs

1. Active ADC input, VinA < [min(ADC\_VrefH, ADC\_ADV, VDD\_HV\_IOx)]. VDD\_HV\_IOx refers to I/O segment supply voltage. Violation of this condition would lead to degradation of ADC performance. Please refer to Table: 'Absolute maximum ratings' to avoid damage. Refer to Table: 'Recommended operating conditions (VDD\_HV\_x = 3.3 V)' for required relation between IO\_supply\_A,B,C and ADC\_Supply.
2. The internally generated clock (known as AD\_clk or ADCK) could be same as the peripheral clock or half of the peripheral clock based on register configuration in the ADC.
3. During the sample time the input capacitance C<sub>S</sub> can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t<sub>sample</sub>. After the end of the sample time t<sub>sample</sub>, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t<sub>sample</sub> depend on programming.
4. This parameter does not include the sample time t<sub>sample</sub>, but only the time for determining the digital result and the time to load the result register with the conversion result.
5. Apart from t<sub>sample</sub> and t<sub>conv</sub>, few cycles are used up in ADC digital interface and hence the overall throughput from the ADC is lower.
6. See [Figure 6](#).
7. Current injection condition for ADC channels is defined for an inactive ADC channel (on which conversion is NOT being performed), and this occurs when voltage on the ADC pin exceeds the I/O supply or ground. However, absolute maximum voltage spec on pad input (VINA, see Table: Absolute maximum ratings) must be honored to meet TUE spec quoted here

**Table 21. ADC conversion characteristics (for 10-bit)**

Symbol	Parameter	Conditions	Min	Typ <sup>1</sup>	Max	Unit
f <sub>CK</sub>	ADC Clock frequency (depends on ADC configuration) (The duty cycle depends on AD_CK <sup>2</sup> frequency.)	—	15.2	80	80	MHz
f <sub>s</sub>	Sampling frequency	—	—	—	1.00	MHz
t <sub>sample</sub>	Sample time <sup>3</sup>	80 MHz@ 100 ohm source impedance	275	—	—	ns

Table continues on the next page...




Figure 7. Oscillator connections scheme

Table 23. Main oscillator electrical characteristics

Symbol	Parameter	Mode	Conditions	Min	Typ	Max	Unit
$f_{XOSCHS}$	Oscillator frequency	FSP/LCP		8		40	MHz
$g_{mXOSCHS}$	Driver Transconductance	LCP		23			mA/V
		FSP					
$V_{XOSCHS}$	Oscillation Amplitude	LCP <sup>1, 2, 1, 2</sup>	8 MHz		1.0		$V_{PP}$
			16 MHz		1.0		
			40 MHz		0.8		
$T_{XOSCHSSU}$	Startup time	FSP/LCP <sup>1</sup>	8 MHz		2		ms
			16 MHz		1		
			40 MHz		0.5		

Table continues on the next page...




Figure 12. DSPI modified transfer format timing — master, CPHA = 0





Figure 13. DSPI modified transfer format timing — master, CPHA = 1

## 6.4.2 FlexRay electrical specifications

### 6.4.2.1 FlexRay timing

This section provides the FlexRay Interface timing characteristics for the input and output signals. It should be noted that these are recommended numbers as per the FlexRay EPL v3.0 specification, and subject to change per the final timing analysis of the device.

### 6.4.2.2 TxEN



**Figure 17. TxEN signal**

**Table 38. TxEN output characteristics<sup>1</sup>**

Name	Description	Min	Max	Unit
dCCTxEN <sub>RISE25</sub>	Rise time of TxEN signal at CC	—	9	ns
dCCTxEN <sub>FALL25</sub>	Fall time of TxEN signal at CC	—	9	ns
dCCTxEN <sub>01</sub>	Sum of delay between Clk to Q of the last FF and the final output buffer, rising edge	—	25	ns
dCCTxEN <sub>10</sub>	Sum of delay between Clk to Q of the last FF and the final output buffer, falling edge	—	25	ns

1. All parameters specified for  $V_{DD\_HV\_IOx} = 3.3 \text{ V}$  -5%, +10%,  $T_J = -40 \text{ }^\circ\text{C} / 150 \text{ }^\circ\text{C}$ , TxEN pin load maximum 25 pF

## FlexRay electrical specifications

1. All parameters specified for VDD\_HV\_IOx = 3.3 V -5%, +±10%, TJ = -40 oC / 150 oC.

### 6.4.3 Ethernet switching specifications


The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

#### 6.4.3.1 MII signal switching specifications

The following timing specs meet the requirements for MII style interfaces for a range of transceiver devices.

**Table 41. MII signal switching specifications**


Symbol	Description	Min.	Max.	Unit
—	RXCLK frequency	—	25	MHz
MII1	RXCLK pulse width high	35%	65%	RXCLK period
MII2	RXCLK pulse width low	35%	65%	RXCLK period
MII3	RXD[3:0], RXDV, RXER to RXCLK setup	5	—	ns
MII4	RXCLK to RXD[3:0], RXDV, RXER hold	5	—	ns
—	TXCLK frequency	—	25	MHz
MII5	TXCLK pulse width high	35%	65%	TXCLK period
MII6	TXCLK pulse width low	35%	65%	TXCLK period
MII7	TXCLK to TXD[3:0], TXEN, TXER invalid	2	—	ns
MII8	TXCLK to TXD[3:0], TXEN, TXER valid	—	25	ns



**Figure 21. RMII/MII transmit signal timing diagram**

**Table 43. Master mode SAI Timing (continued)**

no	Parameter	Value		Unit
		Min	Max	
S2	SAI_MCLK pulse width high/low	45%	55%	MCLK period
S3	SAI_BCLK cycle time	80	-	BCLK period
S4	SAI_BCLK pulse width high/low	45%	55%	ns
S5	SAI_BCLK to SAI_FS output valid	-	15	ns
S6	SAI_BCLK to SAI_FS output invalid	0	-	ns
S7	SAI_BCLK to SAI_TXD valid	-	15	ns
S8	SAI_BCLK to SAI_TXD invalid	0	-	ns
S9	SAI_RXD/SAI_FS input setup before SAI_BCLK	28	-	ns
S10	SAI_RXD/SAI_FS input hold after SAI_BCLK	0	-	ns


**Figure 23. Master mode SAI Timing****Table 44. Slave mode SAI Timing**

No	Parameter	Value		Unit
		Min	Max	
	Operating Voltage	2.7	3.6	V
S11	SAI_BCLK cycle time (input)	80	-	ns
S12	SAI_BCLK pulse width high/low (input)	45%	55%	BCLK period
S13	SAI_FS input setup before SAI_BCLK	10	-	ns
S14	SAI_FS input hold after SAI_BCLK	2	-	ns

*Table continues on the next page...*

**Table 44. Slave mode SAI Timing (continued)**

No	Parameter	Value		Unit
		Min	Max	
S15	SAI_BCLK to SAI_TXD/SAI_FS output valid	-	28	ns
S16	SAI_BCLK to SAI_TXD/SAI_FS output invalid	0	-	ns
S17	SAI_RXD setup before SAI_BCLK	10	-	ns
S18	SAI_RXD hold after SAI_BCLK	2	-	ns

**Figure 24. Slave mode SAI Timing**

## 6.5 Debug specifications

### 6.5.1 JTAG interface timing

**Table 45. JTAG pin AC electrical characteristics <sup>1</sup>**

#	Symbol	Characteristic	Min	Max	Unit
1	$t_{JCYC}$	TCK Cycle Time <sup>2, 2</sup>	62.5	—	ns
2	$t_{JDC}$	TCK Clock Pulse Width	40	60	%
3	$t_{TCKRISE}$	TCK Rise and Fall Times (40% - 70%)	—	3	ns
4	$t_{TMSS}, t_{TDIS}$	TMS, TDI Data Setup Time	5	—	ns
5	$t_{TMSH}, t_{TDIH}$	TMS, TDI Data Hold Time	5	—	ns
6	$t_{TDOV}$	TCK Low to TDO Data Valid	—	20 <sup>3, 3</sup>	ns
7	$t_{TDOI}$	TCK Low to TDO Data Invalid	0	—	ns
8	$t_{TDOHZ}$	TCK Low to TDO High Impedance	—	15	ns
11	$t_{BSDV}$	TCK Falling Edge to Output Valid	—	600 <sup>4, 4</sup>	ns

Table continues on the next page...

### Thermal attributes


Board type	Symbol	Description	324 MAPBGA	Unit	Notes
—	$R_{\theta JB}$	Thermal resistance, junction to board	16.8	°C/W	<a href="#">44</a>
—	$R_{\theta JC}$	Thermal resistance, junction to case	7.4	°C/W	<a href="#">55</a>
—	$\Psi_{JT}$	Thermal characterization parameter, junction to package top natural convection	0.2	°C/W	<a href="#">66</a>
—	$\Psi_{JB}$	Thermal characterization parameter, junction to package bottom natural convection	7.3	°C/W	<a href="#">77</a>

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per JEDEC JESD51-2 with the single layer board horizontal. Board meets JESD51-9 specification.
3. Per JEDEC JESD51-6 with the board horizontal
4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.
7. Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.


Board type	Symbol	Description	256 MAPBGA	Unit	Notes
Single-layer (1s)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	42.6	°C/W	<a href="#">11, 22</a>
Four-layer (2s2p)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	26.0	°C/W	<a href="#">1,2,33</a>
Single-layer (1s)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	31.0	°C/W	<a href="#">1,3</a>
Four-layer (2s2p)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	21.3	°C/W	<a href="#">1,3</a>
—	$R_{\theta JB}$	Thermal resistance, junction to board	12.8	°C/W	<a href="#">44</a>

*Table continues on the next page...*


## Reset sequence




**Figure 32. Destructive reset sequence, BIST enabled**



**Figure 33. Destructive reset sequence, BIST disabled**



**Figure 34. External reset sequence long, BIST enabled**



**Figure 35. Functional reset sequence long**

## Revision History

**Table 51. Revision History (continued)**

Rev. No.	Date	Substantial Changes
Rev 2	7 August 2015	<ul style="list-style-type: none"> <li>• In features:           <ul style="list-style-type: none"> <li>• Updated BAF feature with sentence, Boot Assist Flash (BAF) supports internal flash programming via a serial link (SCI)</li> <li>• Updated FlexCAN3 with FD support</li> <li>• Updated number of STMs to two.</li> </ul> </li> <li>• In Block diagram:           <ul style="list-style-type: none"> <li>• Updated SRAM size from 128 KB to 256 KB.</li> </ul> </li> <li>• In Family Comparison:           <ul style="list-style-type: none"> <li>• Added note: All optional features (Flash memory, RAM, Peripherals) start with lowest number or address (e.g. FlexCAN0) and end at highest available number or address (e.g. MPC574xB/D have 6 CAN, ending with FlexCAN5).</li> <li>• Revised MPC5746C Family Comparison table.</li> </ul> </li> <li>• In Ordering parts:           <ul style="list-style-type: none"> <li>• Updated ordering parts diagram to include 100 MAPBGA information and optional fields.</li> </ul> </li> <li>• In table: Absolute maximum ratings           <ul style="list-style-type: none"> <li>• Removed entry: '<math>V_{SS\_HV}</math>'</li> <li>• Added spec for '<math>V_{DD12}</math>'</li> <li>• Updated 'Max' column for '<math>V_{INA}</math>'</li> <li>• Updated footnote for '<math>V_{DD\_HV\_ADC1\_REF}</math>'.</li> <li>• Added footnote to 'Conditions', All voltages are referred to <math>V_{SS\_HV}</math> unless otherwise specified</li> <li>• Removed footnote from 'Max', Absolute maximum voltages are currently maximum burn-in voltages. Absolute maximum specifications for device stress have not yet been determined.</li> </ul> </li> <li>• In section: Recommended operating conditions           <ul style="list-style-type: none"> <li>• Added opening text: "The following table describes the operating conditions ... "</li> <li>• Added note: "<math>V_{DD\_HV\_A}</math>, <math>V_{DD\_HV\_B}</math> and <math>V_{DD\_HV\_C}</math> are all ... "</li> <li>• In table: Recommended operating conditions (<math>V_{DD\_HV\_x} = 3.3</math> V) and (<math>V_{DD\_HV\_x} = 5</math> V)               <ul style="list-style-type: none"> <li>• Added footnote to 'Conditions' column, (All voltages are referred to <math>V_{SS\_HV}</math> unless otherwise specified).</li> <li>• Updated footnote for 'Min' column to Device will be functional down (and electrical specifications as per various datasheet parameters will be guaranteed) to the point where one of the LVD/HVD resets the device. When voltage drops outside range for an LVD/HVD, device is reset.</li> <li>• Removed footnote for '<math>V_{DD\_HV\_A}</math>', '<math>V_{DD\_HV\_B}</math>', and '<math>V_{DD\_HV\_C}</math>' entry and updated the parameter column.</li> <li>• Removed entry : '<math>V_{SS\_HV}</math>'</li> <li>• Updated 'Parameter' column for '<math>V_{DD\_HV\_FLA}</math>', '<math>V_{DD\_HV\_ADC1\_REF}</math>', '<math>V_{DD\_LV}</math>'</li> <li>• Updated 'Min' column for '<math>V_{DD\_HV\_ADC0}</math>' '<math>V_{DD\_HV\_ADC1}</math>'</li> <li>• Updated 'Parameter' 'Min' 'Max' columns for '<math>V_{SS\_HV\_ADC0}</math>' and '<math>V_{SS\_HV\_ADC1}</math>'</li> <li>• Updated footnote for '<math>V_{DD\_LV}</math>' to <math>V_{DD\_LV}</math> supply pins should never be grounded (through a small impedance). If these are not driven, they should only be left floating.</li> <li>• Removed row for symbol '<math>V_{SS\_LV}</math>'</li> <li>• Removed footnote from 'Max' column of '<math>V_{DD\_HV\_ADC0}</math>' and '<math>V_{DD\_HV\_ADC1}</math>', (PA3, PA7, PA10, PA11 and PE12 ADC_1 channels are coming from <math>V_{DD\_HV\_B}</math> domain hence <math>V_{DD\_HV\_ADC1}</math> should be within <math>\pm 100</math> mV of <math>V_{DD\_HV\_B}</math> when these channels are used for ADC_1).</li> </ul> </li> <li>• In table: Recommended operating conditions (<math>V_{DD\_HV\_x} = 3.3</math> V)               <ul style="list-style-type: none"> <li>• Removed footnote from '<math>V_{IN1\_CMP\_REF}</math>', (Only applicable when supplying from external source).</li> </ul> </li> <li>• In table: Recommended operating conditions (<math>V_{DD\_HV\_x} = 5</math> V)               <ul style="list-style-type: none"> <li>• Added spec for '<math>V_{IN1\_CMP\_REF}</math>' and corresponding footnotes.</li> </ul> </li> </ul> </li> </ul>

*Table continues on the next page...*

**Table 51. Revision History (continued)**

Rev. No.	Date	Substantial Changes
		<ul style="list-style-type: none"> <li>• In section: Voltage monitor electrical characteristics           <ul style="list-style-type: none"> <li>• Updated description for Low Voltage detector block.</li> <li>• Added note, BCP56, MCP68 and MJD31 are guaranteed ballasts.</li> </ul> </li> <li>• In table: Voltage regulator electrical specifications           <ul style="list-style-type: none"> <li>• Added footnote, Ceramic X7R or X5R type with capacitance-temperature characteristics +/-15% of -55 degC to +125degC is recommended. The tolerance +/-20% is acceptable.</li> </ul> </li> <li>• Revised table, Voltage monitor electrical characteristics</li> </ul>
		<ul style="list-style-type: none"> <li>• In section: Supply current characteristics           <ul style="list-style-type: none"> <li>• In table: Current consumption characteristics               <ul style="list-style-type: none"> <li>• IDD_BODY_4: Updated SYS_CLK to 120 MHz.</li> <li>• IDD_BODY_4: Updated Max for <math>T_a = 105^\circ\text{C}</math> fand <math>85^\circ\text{C}</math> )</li> <li>• Idd_STOP: Added condition for <math>T_a = 105^\circ\text{C}</math> and removed Max value for <math>T_a = 85^\circ\text{C}</math>.</li> <li>• IDD_HV_ADC_REF: Added condition for <math>T_a = 105^\circ\text{C}</math> and <math>85^\circ\text{C}</math> and removed Max value for <math>T_a = 25^\circ\text{C}</math>.</li> <li>• IDD_HV_FLASH: Added condition for <math>T_a = 105^\circ\text{C}</math> and <math>85^\circ\text{C}</math></li> </ul> </li> <li>• In table: Low Power Unit (LPU) Current consumption characteristics               <ul style="list-style-type: none"> <li>• LPU_RUN and LPU_STOP: Added condition for <math>T_a = 105^\circ\text{C}</math> and <math>85^\circ\text{C}</math></li> </ul> </li> <li>• In table: STANDBY Current consumption characteristics               <ul style="list-style-type: none"> <li>• Added condition for <math>T_a = 105^\circ\text{C}</math> and <math>85^\circ\text{C}</math> for all entries.</li> </ul> </li> </ul> </li> <li>• In section: I/O parameters           <ul style="list-style-type: none"> <li>• In table: Functional Pad AC Specifications @ 3.3 V Range               <ul style="list-style-type: none"> <li>• Updated values for 'pad_sr_hv (output)'</li> </ul> </li> <li>• In table: DC electrical specifications @ 3.3V Range               <ul style="list-style-type: none"> <li>• Updated Min and Max values for Vih and Vil respectively.</li> </ul> </li> <li>• In table: Functional Pad AC Specifications @ 5 V Range               <ul style="list-style-type: none"> <li>• Updated values for 'pad_sr_hv (output)'</li> </ul> </li> <li>• In table DC electrical specifications @ 5 V Range               <ul style="list-style-type: none"> <li>• Updated Min value for Vhys</li> </ul> </li> </ul> </li> </ul>

*Table continues on the next page...*

## Revision History

**Table 51. Revision History (continued)**

Rev. No.	Date	Substantial Changes
Rev 5.1	22 May 2017	<ul style="list-style-type: none"><li>Removed the Introduction section from Section 4 "General".</li><li>In <a href="#">AC Specifications@3.3V</a> section, removed note related to Cz results and added two notes.</li><li>In <a href="#">AC Specifications@5V</a> section, added two notes.</li><li>In <a href="#">ADC Electrical Specifications</a> section, added spec value of "ADC Analog Pad" at Max leakage (standard channel)@ 105 C T<sub>A</sub> in "ADC conversion characteristics (for 10-bit)" table.</li><li>In <a href="#">PLL Electrical Specifications</a> section, updated the first footnote of "Jitter calculation" table.</li><li>In <a href="#">Analog Comparator Electrical Specifications</a> section, updated the TDLS (propagation delay, low power mode) max value in "Comparator and 6-bit DAC electrical specifications" table to 21 us.</li><li>In <a href="#">Recommended Operating Conditions</a> section, updated the footnote link to T<sub>A</sub> in "Recommended operating conditions (V DD_HV_x = 5V)" table.</li></ul>