

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

USB OTG

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTE

All optional features (Flash memory, RAM, Peripherals) start with lowest number or address (e.g., FlexCAN0) and end at highest available number or address (e.g., MPC574xB/C have 6 CAN, ending with FlexCAN5).

Feature	MPC5745B	MPC5744B	MPC5746B	MPC5744C	MPC5745C	MPC5746C	
CPUs	e200z4	e200z4	e200z4	e200z4	e200z4	e200z4	
				e200z2	e200z2	e200z2	
FPU	e200z4	e200z4	e200z4	e200z4	e200z4	e200z4	
Maximum Operating Frequency ²	160MHz (Z4)	160MHz (Z4)	160MHz (Z4)	160MHz (Z4) 80MHz (Z2)	160MHz (Z4) 80MHz (Z2)	160MHz (Z4 80MHz (Z2)	
Flash memory	2 MB	1.5 MB	3 MB	1.5 MB	2 MB	3 MB	
EEPROM support	E	Emulated up to 64	K	E	Emulated up to 64	<	
RAM	256 KB	192 KB	384 KB (Optional 512KB) ^{3, 3}	192 KB	256 KB	384 KB (Optional 512KB) ³	
ECC			End t	o End			
SMPU			16 e	entry			
DMA			32 ch	annels			
10-bit ADC			36 Standar	d channels			
			32 Externa	al channels			
12-bit ADC	15 Precision channels						
			16 Standar	d channels			
Analog Comparator			:	3			
BCTU			-	1			
SWT		1, SWT[0] ⁴			2 ⁴		
STM		1, STM[0]			2		
PIT-RTI			16 chan	nels PIT			
			1 chanr	nels RTI			
RTC/API				1			
Total Timer I/O ⁵			64 ch	annels			
			16-	bits			
LINFlexD		1			1		
	Master and	Master and Slave (LINFlexD[0], 11 Master (LINFlexD[1:11])			Slave (LINFlexD[0 (LINFlexD[1:15])], 15 Master	
FlexCAN	6 with optional	CAN FD support	(FlexCAN[0:5])	8 with optional	CAN FD support	(FlexCAN[0:7])	
DSPI/SPI			4 x [DSPI			
			4 x	SPI			

Table 1. MPC5746C Family Comparison1

Table continues on the next page...

Start Address	End Address	Allocated size	Description	MPC5744	MPC5745	MPC5746
0x40030000	0x4003FFFF	64 KB	SRAM4	not available	available	available
0x40040000	0x4004FFFF	64 KB	SRAM5	not available	not available	available
0x40050000	0x4005FFFF	64 KB	SRAM6	not available	not available	available
0x40060000	0x4006FFFF	64 KB	SRAM7	not available	not available	optional
0x40070000	0x4007FFFF	64 KB	SRAM8	not available	not available	optional

 Table 4.
 MPC5746C Family Comparison - RAM Memory Map (continued)

3 Ordering parts

3.1 Determining valid orderable parts

To determine the orderable part numbers for this device, go to www.nxp.com and perform a part number search for the following device number: MPC5746C.

3.2 Ordering Information

Example	Code	PC 57	4	6	С	Ş	К0	М	MJ	6	R
·	Qualification Status								1	1	1
	Power Architecture										
	Automotive Platform										
	Core Version										
Flas	sh Size (core dependent)										
	Product										
	Optional fields										
	Fab and mask indicator										
	Temperature spec.										
	Package Code]		
	CPU Frequency										
R = Ta	pe & Reel (blank if Tray)										
	Due due 6 Manual au		-				D -	- 1	0		
Qualification Status	Product Version	Fab and I K = TSMC		versic	on indi	icator		-	Code 6 LQFP	ED	
P = Engineering samples S = Automotive qualified	B = Single core C = Dual core	#(0,1,etc.)		sion o	f the				6 MAPB		
	C = Dual core	maskset,							4 MAPE		
PC = Power Architecture		maeneeu,					Μ	H = 10	OMAPB	GA	
Automotive Platform		Temperat	ure sp	bec.			СР	U Fre	quency		
57 = Power Architecture in 55nm	Omtion of tiolds	C = -40.C								unto	120 MHz
	Optional fields	V = -40.C								•	160 MHz
Core Version	Blank = No optional feature	M = -40.C	to +12	25.0	a		0 -		sciales	upto	100 1012
4 = e200z4 Core Version (highest core version in the case of multiple	S = HSM (Security Module)										
cores)	F = CAN FD										
,	B = HSM + CAN FD								Metho		
Flash Memory Size	R = 512K RAM							= Tape ink = T	and ree		
4 = 1.5 MB	T = HSM + 512K RAM						Dia		lay		
5 = 2 MB	G* = CAN FD + 512K RAM										
6 = 3 MB	H* = HSM + CAN FD + 512K RAM										
	* G and H for 5746 B/C only										
Note: Not all part number con	nbinations are available as produ	ction produ	ıct								
		enon prout									

4 General

4.1 Absolute maximum ratings

NOTE

Functional operating conditions appear in the DC electrical characteristics. Absolute maximum ratings are stress ratings only, and functional operation at the maximum values is not guaranteed. See footnotes in Table 5 for specific conditions

Stress beyond the listed maximum values may affect device reliability or cause permanent damage to the device.

Symbol	Parameter	Conditions ¹	Min	Max	Unit
$\begin{array}{c} V_{DD_HV_A}, V_{DD_HV_B}, \\ V_{DD_HV_C}{}^{2, 3} \end{array}$	3.3 V - 5. 5V input/output supply voltage		-0.3	6.0	V
V _{DD_HV_FLA} ^{4, 5}	3.3 V flash supply voltage (when supplying from an external source in bypass mode)		-0.3	3.63	V
V _{DD_LP_DEC} ⁶	Decoupling pin for low power regulators ⁷	_	-0.3	1.32	V
V _{DD_HV_ADC1_REF} ⁸	3.3 V / 5.0 V ADC1 high reference voltage	—	-0.3	6	V
V _{DD_HV_ADC0} V _{DD_HV_ADC1}	3.3 V to 5.5V ADC supply voltage	_	-0.3	6.0	V
V _{SS_HV_ADC0} V _{SS_HV_ADC1}	3.3V to 5.5V ADC supply ground	_	-0.1	0.1	V
V _{DD_LV} ^{9, 10, 10, 11, 11, 12}	Core logic supply voltage	_	-0.3	1.32	V
V _{INA}	Voltage on analog pin with respect to ground (V _{SS_HV})	_	-0.3	Min (V _{DD_HV_x} , V _{DD_HV_ADCx} , V _{DD_ADCx_REF}) +0.3	V
V _{IN}	Voltage on any digital pin with respect to ground (V_{SS_HV})	Relative to V _{DD_HV_A} , V _{DD_HV_B} , V _{DD_HV_C}	-0.3	V _{DD_HV_x} + 0.3	V
I _{INJPAD}	Injected input current on any pin during overload condition	Always	-5	5	mA
I _{INJSUM}	Absolute sum of all injected input currents during overload condition	_	-50	50	mA
T _{ramp}	Supply ramp rate	_	0.5 V / min	100V/ms	—
T _A ¹³	Ambient temperature	—	-40	125	°C
T _{STG}	Storage temperature	_	-55	165	°C

Table 5.	Absolute	maximum	ratings
----------	----------	---------	---------

- 1. All voltages are referred to VSS_HV unless otherwise specified
- 2. VDD_HV_B and VDD_HV_C are common together on the 176 LQFP-EP package.
- Allowed V_{DD_HV_x} = 5.5–6.0 V for 60 seconds cumulative time with no restrictions, for 10 hours cumulative time device in reset, T_J= 150 °C, remaining time at or below 5.5 V.
- 4. VDD_HV_FLA must be connected to VDD_HV_A when VDD_HV_A = 3.3V
- 5. VDD_HV_FLA must be disconnected from ANY power sources when VDD_HV_A = 5V
- 6. This pin should be decoupled with low ESR 1 μ F capacitor.
- 7. Not available for input voltage, only for decoupling internal regulators
- 8. 10-bit ADC does not have dedicated reference and its reference is bonded to 10-bit ADC supply(VDD_HV_ADC0) inside the package.
- Allowed 1.45 1.5 V for 60 seconds cumulative time at maximum T_J = 150 °C, remaining time as defined in footnotes 10 and 11.
- 10. Allowed 1.38 1.45 V- for 10 hours cumulative time at maximum T_J = 150 °C, remaining time as defined in footnote 11.
- 11. 1.32 1.38 V range allowed periodically for supply with sinusoidal shape and average supply value below 1.326 V at maximum T_J = 150 °C.
- 12. If HVD on core supply (V_{HVD LV x}) is enabled, it will generate a reset when supply goes above threshold.
- 13. $T_J=150^{\circ}C$. Assumes $T_A=125^{\circ}C$
 - Assumes maximum θJA for 2s2p board. See Thermal attributes






Figure 2. Voltage regulator capacitance connection

NOTE

On BGA, VSS_LV and VSS_HV have been joined on substrate and renamed as VSS.

Table 8.	Voltage regulator electrical specifications
----------	---

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
C _{fp_reg} 1	External decoupling / stability capacitor	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	1.32	2.2 ²	3	μF
	Combined ESR of external capacitor	—	0.001	_	0.03	Ohm
C _{lp/ulp_reg}	External decoupling / stability capacitor for internal low power regulators	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	0.8	1	1.4	μF
	Combined ESR of external capacitor	—	0.001	_	0.1	Ohm
C _{be_fpreg} ³	Capacitor in parallel to base-	BCP68 and BCP56		3.3		nF
	emitter	MJD31]	4.7		

Table continues on the next page ...

General

- 5. 1. For VDD_HV_x, 1µf on each side of the chip
 - a. 0.1 μf close to each VDD/VSS pin pair.
 - b. 10 μf near for each power supply source
 - c. For VDD_LV, 0.1uf close to each VDD/VSS pin pair is required. Depending on the the selected regulation mode, this amount of capacitance will need to be subtracted from the total capacitance required by the regulator for e.g., as specified by CFP_REG parameter.
 - For VDD_LV, 0.1uf close to each VDD/VSS pin pair is required. Depending on the the selected regulation mode, this
 amount of capacitance will need to be subtracted from the total capacitance required by the regulator for e.g., as
 specified by CFP_REG parameter
- 6. Only applicable to ADC1
- 7. In external ballast configuration the following must be ensured during power-up and power-down (Note: If V_{DD_HV_BALLAST} is supplied from the same source as VDD_HV_A this condition is implicitly met):
 - During power-up, V_{DD_HV_BALLAST} must have met the min spec of 2.25V before VDD_HV_A reaches the POR_HV_RISE min of 2.75V.
 - During power-down, $V_{DD_HV_BALLAST}$ must not drop below the min spec of 2.25V until VDD_HV_A is below POR_HV_FALL min of 2.7V.

NOTE

For a typical configuration using an external ballast transistor with separate supply for VDD_HV_A and the ballast collector, a bulk storage capacitor (as defined in Table 8) is required on VDD_HV_A close to the device pins to ensure a stable supply voltage.

Extra care must be taken if the VDD_HV_A supply is also being used to power the external ballast transistor or the device is running in internal regulation mode. In these modes, the inrush current on device Power Up or on exit from Low Power Modes is significant and may case the VDD_HV_A voltage to drop resulting in an LVD reset event. To avoid this, the board layout should be optimized to reduce common trace resistance or additional capacitance at the ballast transistor collector (or VDD_HV_A pins in the case of internal regulation mode) is required. NXP recommends that customers simulate the external voltage supply circuitry.

In all circumstances, the voltage on VDD_HV_A must be maintained within the specified operating range (see Recommended operating conditions) to prevent LVD events.

4.4 Voltage monitor electrical characteristics

Table 9.	Voltage monitor electrical characteristics
----------	--

Symbol	Parameter	Parameter State Conditions Configuration					Thresho	ld	Unit			
				Power Up	Mask Opt ^{2, 2}	Reset Type	Min	Тур	Max	V		
V _{POR_LV}	LV supply power	Fall	Untrimmed	Yes	No	Destructi	0.930	0.979	1.028	V		
	on reset detector		Trimmed			ve	-	-	-	V		
		Rise	Untrimmed				0.980	1.029	1.078	V		
			Trimmed				-	V				
V _{HVD_LV_col}	LV supply high	Fall	Untrimmed	No	Yes	Function	Disabled	at Start	1			
d	voltage monitoring,	Trimmed		al	1.325	1.345	1.375	V				
	detecting at	Rise	Untrimmed				Disabled	at Start				
	device pin		Trimmed				1.345	1.365	1.395	V		
V _{LVD_LV_PD}	LV supply low	Fall	Untrimmed	Yes	No	Destructi	1.0800	1.1200	1.1600	V		
2_hot	voltage monitoring,		Trimmed			ve	1.1250	1.1425	1.1600	V		
	detecting on the	Rise	Untrimmed				1.1000	1.1400	1.1800	V		
	PD2 core (hot) area		Trimmed				1.1450	1.1625	1.1800	V		
$V_{LVD_LV_PD}$	LV supply low	Fall	Untrimmed	Yes	No	Destructi	1.0800	1.1200	1.1600	V		
1_hot (BGFP)	voltage monitoring,	toring,			ve	1.1140	1.1370	1.1600	V			
	detecting on the		1.1000	1.140	1.1800	V						
	PD1 core (hot) area		Trimmed					1.1340	1.1570	1.1800	V	
V _{LVD_LV_PD}	LV supply low	Fall	Untrimmed	Yes	No	Destructi	1.0800	1.1200	1.1600	V		
0_hot (BGFP)	voltage monitoring,		Trimmed						ve	1.1140	1.1370	1.1600
	detecting on the	Rise	Untrimmed	-			1.1000	1.1400	1.1800	V		
	PD0 core (hot) area		Trimmed				1.1340	1.1570	1.1800	V		
V _{POR_HV}	HV supply power	Fall	Untrimmed	Yes	No	Destructi	2.7000	2.8500	3.0000	V		
	on reset detector		Trimmed	-		ve	-	-	-	V		
		Rise	Untrimmed	-			2.7500	2.9000	3.0500	V		
			Trimmed	-			-	-	-	V		
V _{LVD_IO_A_L}	HV IO_A supply	Fall	Untrimmed	Yes	No	Destructi	2.7500	2.9230	3.0950	V		
0 ^{3, 3}	low voltage monitoring - low		Trimmed			ve	2.9780	3.0390	3.1000	V		
	range	Rise	Untrimmed				2.7800	2.9530	3.1250	V		
			Trimmed				3.0080	3.0690	3.1300	V		
V _{LVD_IO_A_H}	HV IO_A supply	Fall	Trimmed	No	Yes	Destructi	Disabled	at Start				
l ³	low voltage monitoring - high					ve	4.0600	4.151	4.2400	V		
	range	Rise	Trimmed]			Disabled	at Start				
							4.1150	4.2010	4.3000	V		

Table continues on the next page ...

- e200Z4 core, 160MHz, cache enabled; e200Z4 core, 80MHz; HSM fully operational (Z0 core @80MHz) FlexRay, 5x CAN, 5x LINFlexD, 2x SPI, 1x ADC used constantly, 1xeMIOS (5 ch), Memory: 3M flash, 384K RAM, Clocks: FIRC on, XOSC on, PLL on, SIRC on, no 32KHz crystal
- 9. Assuming Ta=Tj, as the device is in Stop mode. Assumes maximum θJA of 2s2p board. SeeThermal attributes.
- 10. Internal structures hold the input voltage less than V_{DD_HV_ADC_REF} + 1.0 V on all pads powered by V_{DDA} supplies, if the maximum injection current specification is met (3 mA for all pins) and V_{DDA} is within the operating voltage specifications.
- 11. This value is the total current for two ADCs.Each ADC might consume upto 2mA at max.
- 12. This assumes the default configuration of flash controller register. For more details, refer to Flash memory program and erase specifications

Table 11. Low Power Unit (LPU) Current consumption characteristics

Symbol	Parameter	Conditions ¹	Min	Тур	Мах	Unit
LPU_RUN	with 256K RAM	$T_a = 25 \text{ °C}$	-	10	—	mA
		SYS_CLK = 16MHz				
		ADC0 = OFF, SPI0 = OFF, LIN0 = OFF, CAN0 = OFF				
		T _a = 85 °C	—	10.5	—	
		SYS_CLK = 16MHz				
		ADC0 = ON, SPI0 = ON, LIN0 = ON, CAN0 = ON				
		T _a = 105 °C	—	11	—	
		SYS_CLK = 16MHz				
		ADC0 = ON, SPI0 = ON, LIN0 = ON, CAN0 = ON				
		$T_a = 125 \ ^{\circ}C^{2, 2}$	—	—	26	
		SYS_CLK = 16MHz				
		ADC0 = ON, SPI0 = ON, LIN0 = ON, CAN0 = ON				
LPU_STOP	with 256K RAM	$T_a = 25 \text{ °C}$	—	0.18	—	mA
		T _a = 85 °C	—	0.60	—	
		T _a = 105 °C	—	1.00		
		$T_{a} = 125 \ ^{\circ}C^{2}$	—	_	10.6	

- 1. The content of the Conditions column identifies the components that draw the specific current.
- Assuming Ta=Tj, as the device is in static (fully clock gated) mode. Assumes maximum θJA of 2s2p board. SeeThermal attributes

Table 12. STANDBY Current consumption characteristics

Symbol	Parameter	Conditions ¹	Min	Тур	Max	Unit
STANDBY0	STANDBY with	T _a = 25 °C	—	71	—	μA
	8K RAM	T _a = 85 °C	—	125	700	
		T _a = 105 °C	—	195	1225	
		$T_a = 125 \text{ °C}^{2, 2}$	—	314	2100	
STANDBY1	STANDBY with	$T_a = 25 \text{ °C}$	—	72		μA
	64K RAM	T _a = 85 °C	—	140	715	
		T _a = 105 °C	—	225	1275	
		$T_a = 125 \ ^{\circ}C^2$	—	358	2250	1

Table continues on the next page...

5.3 AC specifications @ 5 V Range

Table 16. Functional Pad AC Specifications @ 5 V Range

Symbol	Prop. D	elay (ns) ¹	Rise/Fal	l Edge (ns)	Drive Load (pF)	SIUL2_MSCRn[SRC 1:0]
	L>ł	H/H>L				
	Min	Max	Min	Мах] [MSB,LSB
pad_sr_hv		4.5/4.5		1.3/1.2	25	11
(output)		6/6		2.5/2	50	
(output)		13/13		9/9	200	
		5.25/5.25		3/2	25	10
		9/8		5/4	50	
		22/22		18/16	200	
		27/27		13/13	50	01 ^{2, 2}
		40/40		24/24	200	
		40/40		24/24	50	00 ²
		65/65		40/40	200	
pad_i_hv/ pad_sr_hv		1.5/1.5		0.5/0.5	0.5	NA
(input)						

1. As measured from 50% of core side input to Voh/Vol of the output

2. Slew rate control modes

NOTE

The above specification is based on simulation data into an ideal lumped capacitor. Customer should use IBIS models for their specific board/loading conditions to simulate the expected signal integrity and edge rates of their system.

NOTE

The above specification is measured between 20% / 80%.

5.4 DC electrical specifications @ 5 V Range

Table 17. DC electrical specifications @ 5 V Range

Symbol	Parameter	Va	lue	Unit
		Min	Мах	
Vih (pad_i_hv)	pad_i_hv Input Buffer High Voltage	0.7*VDD_HV_x	VDD_HV_x + 0.3	V

Table continues on the next page...

Symbol	Parameter	Conditions	Min	Typ ¹	Max	Unit
t _{conv}	Conversion time ⁴	80 MHz	550		—	ns
t _{total_conv}	Total Conversion time tsample + tconv (for standard channels)	80 MHz	1	_		μs
	Total Conversion time tsample + tconv (for extended channels)		1.5	_	_	
C _S ⁵	ADC input sampling capacitance	—	—	3	5	pF
C _{P1} ⁵	ADC input pin capacitance 1	—	_	_	5	pF
C _{P2} ⁵	ADC input pin capacitance 2	—	_	_	0.8	pF
R _{SW1} ⁵	Internal resistance of analog	V _{REF} range = 4.5 to 5.5 V	_	_	0.3	kΩ
	source	V_{REF} range = 3.15 to 3.6 V	_	_	875	Ω
R _{AD} ⁵	Internal resistance of analog source	—	—	_	825	Ω
INL	Integral non-linearity	—	-2	_	2	LSB
DNL	Differential non-linearity	—	-1		1	LSB
OFS	Offset error	—	-4		4	LSB
GNE	Gain error	—	-4	—	4	LSB
ADC Analog Pad	Max leakage (standard channel)	150 °C	_	_	2500	nA
(pad going to one ADC)	Max positive/negative injection		-5	_	5	mA
ADO)	Max leakage (standard channel)	105 °C _{TA}	_	5	250	nA
TUE _{standard/extended}	Total unadjusted error for standard	Without current injection	-4	+/-3	4	LSB
channels	channels	With current injection ⁶		+/-4		LSB
t _{recovery}	STOP mode to Run mode recovery time				< 1	μs

 Table 21. ADC conversion characteristics (for 10-bit) (continued)

- Active ADC Input, VinA < [min(ADC_ADV, IO_Supply_A,B,C)]. Violation of this condition would lead to degradation of ADC performance. Please refer to Table: 'Absolute maximum ratings' to avoid damage. Refer to Table: 'Recommended operating conditions' for required relation between IO_supply_A, B, C and ADC_Supply.
- 2. The internally generated clock (known as AD_clk or ADCK) could be same as the peripheral clock or half of the peripheral clock based on register configuration in the ADC.
- During the sample time the input capacitance C_S can be charged/discharged by the external source. The internal
 resistance of the analog source must allow the capacitance to reach its final voltage level within t_{sample}. After the end of the
 sample time t_{sample}, changes of the analog input voltage have no effect on the conversion result. Values for the sample
 clock t_{sample} depend on programming.
- This parameter does not include the sample time t_{sample}, but only the time for determining the digital result and the time to load the result register with the conversion result.
- 5. See Figure 65
- 6. Current injection condition for ADC channels is defined for an inactive ADC channel (on which conversion is NOT being performed), and this occurs when voltage on the ADC pin exceeds the I/O supply or ground. However, absolute maximum voltage spec on pad input (VINA, see Table: Absolute maximum ratings) must be honored to meet TUE spec quoted here

6.2 Clocks and PLL interfaces modules

6.2.1 Main oscillator electrical characteristics

This device provides a driver for oscillator in pierce configuration with amplitude control. Controlling the amplitude allows a more sinusoidal oscillation, reducing in this way the EMI. Other benefits arises by reducing the power consumption. This Loop Controlled Pierce (LCP mode) requires good practices to reduce the stray capacitance of traces between crystal and MCU.

An operation in Full Swing Pierce (FSP mode), implemented by an inverter is also available in case of parasitic capacitances and cannot be reduced by using crystal with high equivalent series resistance. For this mode, a special care needs to be taken regarding the serial resistance used to avoid the crystal overdrive.

Other two modes called External (EXT Wave) and disable (OFF mode) are provided. For EXT Wave, the drive is disabled and an external source of clock within CMOS level based in analog oscillator supply can be used. When OFF, EXTAL is pulled down by 240 Kohms resistor and the feedback resistor remains active connecting XTAL through EXTAL by 1M resistor.

Clocks and PLL interfaces modules

Symbol	Parameter	Mode	Conditions	Min	Тур	Мах	Unit
	Oscillator	FSP	8 MHz		2.2		mA
	Analog Circuit supply current		16 MHz		2.2		
			40 MHz		3.2		
		LCP	8 MHz		141		uA
			16 MHz		252		
			40 MHz		518		
V _{IH}	Input High level CMOS Schmitt trigger	EXT Wave	Oscillator supply=3.3	1.95			V
V _{IL}	Input low level CMOS Schmitt trigger	EXT Wave	Oscillator supply=3.3			1.25	V

 Table 23.
 Main oscillator electrical characteristics (continued)

1. Values are very dependent on crystal or resonator used and parasitic capacitance observed in the board.

2. Typ value for oscillator supply 3.3 V@27 °C

6.2.2 32 kHz Oscillator electrical specifications

Table 24. 32 kHz oscillator electrical specifications

Symbol	Parameter	Condition	Min	Тур	Мах	Unit
f _{osc_lo}	Oscillator crystal or resonator frequency		32		40	KHz
t _{cst}	Crystal Start-up Time ^{1, 2}				2	S

1. This parameter is characterized before qualification rather than 100% tested.

2. Proper PC board layout procedures must be followed to achieve specifications.

6.2.3 16 MHz RC Oscillator electrical specifications Table 25. 16 MHz RC Oscillator electrical specifications

Symbol	Parameter	Conditions	Value		Unit	
			Min	Тур	Мах	1
F _{Target}	IRC target frequency	—	—	16	—	MHz
PTA	IRC frequency variation after trimming	—	-5	_	5	%
T _{startup}	Startup time	—		_	1.5	us
T _{STJIT}	Cycle to cycle jitter		—	_	1.5	%
T _{LTJIT}	Long term jitter		—		0.2	%

Type of jitter	Jitter due to Supply Noise (ps) J _{SN} ¹	Jitter due to Fractional Mode (ps) J _{SDM} ²	Jitter due to Fractional Mode J _{SSCG} (ps) ³	1 Sigma Random Jitter J _{RJ} (ps) ⁴	Total Period Jitter (ps)
Long Term Jitter (Integer Mode)				40	+/-(N x J _{RJ})
Long Term jitter (Fractional Mode)				100	+/-(N x J _{RJ})

Table 28. Jitter calculation (continued)

1. This jitter component is due to self noise generated due to bond wire inductances on different PLL supplies. The jitter value is valid for inductor value of 5nH or less each on VDD_LV and VSS_LV.

2. This jitter component is added when the PLL is working in the fractional mode.

3. This jitter component is added when the PLL is working in the Spread Spectrum Mode. Else it is 0.

4. The value of N is dependent on the accuracy requirement of the application. See Table 29

Table 29. Percentage of sample exceeding specified value of jitter

N	Percentage of samples exceeding specified value of jitter (%)
1	31.73
2	4.55
3	0.27
4	6.30 × 1e-03
5	5.63 × 1e-05
6	2.00 × 1e-07
7	2.82 × 1e-10

6.3 Memory interfaces

6.3.1 Flash memory program and erase specifications

NOTE

All timing, voltage, and current numbers specified in this section are defined for a single embedded flash memory within an SoC, and represent average currents for given supplies and operations.

Table 30 shows the estimated Program/Erase times.

Symbol	Characteristic ¹	Typ ²		tory nming ^{3, 4}	F	Field Update		Unit
			Initial Max	Initial Max, Full Temp	Typical End of Life ⁵	Lifeti	me Max ⁶	
			20°C ≤T _A ≤30°C	-40°C ≤T _J ≤150°C	-40°C ≤T _J ≤150°C	≤ 1,000 cycles	≤ 250,000 cycles	
t _{dwpgm}	Doubleword (64 bits) program time	43	100	150	55	500		μs
t _{ppgm}	Page (256 bits) program time	73	200	300	108	500		μs
t _{qppgm}	Quad-page (1024 bits) program time	268	800	1,200	396	2,000		μs
t _{16kers}	16 KB Block erase time	168	290	320	250	1,000		ms
t _{16kpgm}	16 KB Block program time	34	45	50	40	1,000		ms
t _{32kers}	32 KB Block erase time	217	360	390	310	1,200		ms
t _{32kpgm}	32 KB Block program time	69	100	110	90	1,200		ms
t _{64kers}	64 KB Block erase time	315	490	590	420	1,600		ms
t _{64kpgm}	64 KB Block program time	138	180	210	170	1,600		ms
t _{256kers}	256 KB Block erase time	884	1,520	2,030	1,080	4,000	—	ms
t _{256kpgm}	256 KB Block program time	552	720	880	650	4,000	—	ms

Table 30. Flash memory program and erase specifications

1. Program times are actual hardware programming times and do not include software overhead. Block program times assume quad-page programming.

2. Typical program and erase times represent the median performance and assume nominal supply values and operation at 25 °C. Typical program and erase times may be used for throughput calculations.

3. Conditions: \leq 150 cycles, nominal voltage.

- 4. Plant Programing times provide guidance for timeout limits used in the factory.
- 5. Typical End of Life program and erase times represent the median performance and assume nominal supply values. Typical End of Life program and erase values may be used for throughput calculations.
- 6. Conditions: $-40^{\circ}C \le T_J \le 150^{\circ}C$, full spec voltage.

6.3.2 Flash memory Array Integrity and Margin Read specifications Table 31. Flash memory Array Integrity and Margin Read specifications

Symbol	Characteristic	Min	Typical	Max ^{1, 1}	Units 2, 2
t _{ai16kseq}	Array Integrity time for sequential sequence on 16 KB block.	-	_	512 x Tperiod x Nread	_
t _{ai32kseq}	Array Integrity time for sequential sequence on 32 KB block.	_	_	1024 x Tperiod x Nread	_
t _{ai64kseq}	Array Integrity time for sequential sequence on 64 KB block.	-	_	2048 x Tperiod x Nread	_

Table continues on the next page ...

Memory interfaces

Symbol	Characteristic	Min	Typical	Max ^{1, 1}	Units 2, 2
tai256kseq	Array Integrity time for sequential sequence on 256 KB block.	-	_	8192 x Tperiod x Nread	_
t _{mr16kseq}	Margin Read time for sequential sequence on 16 KB block.	73.81	_	110.7	μs
t _{mr32kseq}	Margin Read time for sequential sequence on 32 KB block.	128.43	_	192.6	μs
t _{mr64kseq}	Margin Read time for sequential sequence on 64 KB block.	237.65	—	356.5	μs
t _{mr256kseq}	Margin Read time for sequential sequence on 256 KB block.	893.01		1,339.5	μs

Table 31. Flash memory Array Integrity and Margin Read specifications (continued)

- Array Integrity times need to be calculated and is dependent on system frequency and number of clocks per read. The
 equation presented require Tperiod (which is the unit accurate period, thus for 200 MHz, Tperiod would equal 5e-9) and
 Nread (which is the number of clocks required for read, including pipeline contribution. Thus for a read setup that requires
 6 clocks to read with no pipeline, Nread would equal 6. For a read setup that requires 6 clocks to read, and has the
 address pipeline set to 2, Nread would equal 4 (or 6 2).)
- 2. The units for Array Integrity are determined by the period of the system clock. If unit accurate period is used in the equation, the results of the equation are also unit accurate.

6.3.3 Flash memory module life specifications Table 32. Flash memory module life specifications

Symbol	Characteristic	Conditions	Min	Typical	Units
Array P/E cycles	Number of program/erase cycles per block for 16 KB, 32 KB and 64 KB blocks. ^{1, 1}	—	250,000	_	P/E cycles
	Number of program/erase cycles per block for 256 KB blocks. ^{2, 2}	—	1,000	250,000	P/E cycles
Data retention	Minimum data retention.	Blocks with 0 - 1,000 P/E cycles.	50	-	Years
		Blocks with 100,000 P/E cycles.	20	-	Years
		Blocks with 250,000 P/E cycles.	10	-	Years

1. Program and erase supported across standard temperature specs.

2. Program and erase supported across standard temperature specs.

6.3.4 Data retention vs program/erase cycles

Graphically, Data Retention versus Program/Erase Cycles can be represented by the following figure. The spec window represents qualified limits. The extrapolated dotted line demonstrates technology capability, however is beyond the qualification limits.

1. All parameters specified for VDD_HV_IOx = 3.3 V -5%, +±10%, TJ = -40 oC / 150 oC.

6.4.3 Ethernet switching specifications

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

6.4.3.1 MII signal switching specifications

The following timing specs meet the requirements for MII style interfaces for a range of transceiver devices.

Symbol	Description	Min.	Max.	Unit
—	RXCLK frequency	—	25	MHz
MII1	RXCLK pulse width high	35%	65%	RXCLK
				period
MII2	RXCLK pulse width low	35%	65%	RXCLK
				period
MII3	RXD[3:0], RXDV, RXER to RXCLK setup	5		ns
MII4	RXCLK to RXD[3:0], RXDV, RXER hold	5		ns
_	TXCLK frequency	—	25 MHz	
MII5	TXCLK pulse width high	35%	65%	TXCLK
				period
MII6	TXCLK pulse width low	35%	65%	TXCLK
				period
MII7	TXCLK to TXD[3:0], TXEN, TXER invalid	0], TXEN, TXER invalid 2 — ns		
MII8	TXCLK to TXD[3:0], TXEN, TXER valid	K to TXD[3:0], TXEN, TXER valid — 25 ns		

Table 41. MII signal switching specifications




Figure 21. RMII/MII transmit signal timing diagram

Debug specifications

Table 45. JTAG pin AC electrical characteristics ¹ (continued)

#	Symbol	Characteristic	Min	Max	Unit
12	t _{BSDVZ}	TCK Falling Edge to Output Valid out of High Impedance	—	600	ns
13	t _{BSDHZ}	TCK Falling Edge to Output High Impedance	—	600	ns
14	t _{BSDST}	Boundary Scan Input Valid to TCK Rising Edge	15		ns
15	t _{BSDHT}	TCK Rising Edge to Boundary Scan Input Invalid	15	_	ns

- 1. These specifications apply to JTAG boundary scan only.
- 2. This timing applies to TDI, TDO, TMS pins, however, actual frequency is limited by pad type for EXTEST instructions. Refer to pad specification for allowed transition frequency
- 3. Timing includes TCK pad delay, clock tree delay, logic delay and TDO output pad delay.
- 4. Applies to all pins, limited by pad slew rate. Refer to IO delay and transition specification and add 20 ns for JTAG delay.




Figure 25. JTAG test clock input timing

Table 46. Nexus debug port timing ¹ (continued)

No.	Symbol	Parameter	Condition s	Min	Мах	Unit
9	t _{NTDIH} , t _{NTMSH}	TDI, TMS Data Hold Time	_	5	_	ns
10	t _{JOV}	TCK Low to TDO/RDY Data Valid		0	25	ns

1. JTAG specifications in this table apply when used for debug functionality. All Nexus timing relative to MCKO is measured from 50% of MCKO and 50% of the respective signal.

- 2. For all Nexus modes except DDR mode, MDO, MSEO, and EVTO data is held valid until next MCKO low cycle.
- 3. The system clock frequency needs to be four times faster than the TCK frequency.




Figure 28. Nexus output timing




Figure 29. Nexus EVTI Input Pulse Width

Rev. No.	Date	Substantial Changes
		 In section: Voltage monitor electrical characteristics Updated description for Low Voltage detector block. Added note, BCP56, MCP68 and MJD31 are guaranteed ballasts. In table: Voltage regulator electrical specifications
		 In section: Supply current characteristics In table: Current consumption characteristics I_{DD_BODY_4}: Updated SYS_CLK to 120 MHz. I_{DD_BODY_4}: Updated Max for T_a= 105 °C fand 85 °C) I_{dd_STOP}: Added condition for T_a= 105 °C and removed Max value for T_a= 85 °C. I_{DD_HV_ADC_REF}: Added condition for T_a= 105 °C and 85 °C and removed Max value for T_a= 25 °C. I_{DD_HV_FLASH}: Added condition for T_a= 105 °C and 85 °C In table: Low Power Unit (LPU) Current consumption characteristics LPU_RUN and LPU_STOP: Added condition for T_a= 105 °C and 85 °C In table: STANDBY Current consumption characteristics Added condition for T_a= 105 °C for all entries.
		 In section: I/O parameters In table: Functional Pad AC Specifications @ 3.3 V Range Updated values for 'pad_sr_hv (output)' In table: DC electrical specifications @ 3.3V Range Updateded Min and Max values for Vih and Vil respectively. In table: Functional Pad AC Specifications @ 5 V Range Updated values for 'pad_sr_hv (output)' In table DC electrical specifications @ 5 V Range Updated values for 'pad_sr_hv (output)' In table DC electrical specifications @ 5 V Range Updated Min value for Vhys

Table 51. Revision History (continued)

Table continues on the next page...

How to Reach Us:

Home Page: www.nxp.com

Web Support: www.nxp.com/support Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTest, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, AMBA, ARM Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and µVision are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. ARM7, ARM9, ARM11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2017 NXP B.V.





Document Number: MPC5746C Rev. 5.1, 05/2017