

Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	e200z2, e200z4
Core Size	32-Bit Dual-Core
Speed	80MHz/160MHz
Connectivity	CANbus, Ethernet, I <sup>2</sup> C, LINbus, SAI, SPI, USB, USB OTG
Peripherals	DMA, LVD, POR, WDT
Number of I/O	129
Program Memory Size	3MB (3M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 80x10b, 64x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP Exposed Pad
Supplier Device Package	176-LQFP (24x24)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5746ck1mku6">https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5746ck1mku6</a>

- Debug functionality
  - e200z2 core: NDI per IEEE-ISTO 5001-2008 Class3+
  - e200z4 core: NDI per IEEE-ISTO 5001-2008 Class 3+
- Timer
  - 16 Periodic Interrupt Timers (PITs)
  - Two System Timer Modules (STM)
  - Three Software Watchdog Timers (SWT)
  - 64 Configurable Enhanced Modular Input Output Subsystem (eMIOS) channels
- Device/board boundary Scan testing supported with Joint Test Action Group (JTAG) of IEEE 1149.1 and IEEE 1149.7 (CJTAG)
- Security
  - Hardware Security Module (HSMv2)
  - Password and Device Security (PASS) supporting advanced censorship and life-cycle management
  - One Fault Collection and Control Unit (FCCU) to collect faults and issue interrupts
- Functional Safety
  - ISO26262 ASIL-B compliance
- Multiple operating modes
  - Includes enhanced low power operation

**NOTE**

All optional features (Flash memory, RAM, Peripherals) start with lowest number or address (e.g., FlexCAN0) and end at highest available number or address (e.g., MPC574xB/C have 6 CAN, ending with FlexCAN5).

**Table 1. MPC5746C Family Comparison<sup>1</sup>**

Feature	MPC5745B	MPC5744B	MPC5746B	MPC5744C	MPC5745C	MPC5746C
CPU	e200z4	e200z4	e200z4	e200z4 e200z2	e200z4 e200z2	e200z4 e200z2
FPU	e200z4	e200z4	e200z4	e200z4	e200z4	e200z4
Maximum Operating Frequency <sup>2</sup>	160MHz (Z4)	160MHz (Z4)	160MHz (Z4)	160MHz (Z4) 80MHz (Z2)	160MHz (Z4) 80MHz (Z2)	160MHz (Z4) 80MHz (Z2)
Flash memory	2 MB	1.5 MB	3 MB	1.5 MB	2 MB	3 MB
EEPROM support	Emulated up to 64K			Emulated up to 64K		
RAM	256 KB	192 KB	384 KB (Optional 512KB) <sup>3, 3</sup>	192 KB	256 KB	384 KB (Optional 512KB) <sup>3</sup>
ECC	End to End					
SMPU	16 entry					
DMA	32 channels					
10-bit ADC	36 Standard channels 32 External channels					
12-bit ADC	15 Precision channels 16 Standard channels					
Analog Comparator	3					
BCTU	1					
SWT	1, SWT[0] <sup>4</sup>			2 <sup>4</sup>		
STM	1, STM[0]			2		
PIT-RTI	16 channels PIT 1 channels RTI					
RTC/API	1					
Total Timer I/O <sup>5</sup>	64 channels 16-bits					
LINFlexD	1 Master and Slave (LINFlexD[0], 11 Master (LINFlexD[1:11]))			1 Master and Slave (LINFlexD[0], 15 Master (LINFlexD[1:15]))		
FlexCAN	6 with optional CAN FD support (FlexCAN[0:5])			8 with optional CAN FD support (FlexCAN[0:7])		
DSPI/SPI	4 x DSPI 4 x SPI					

Table continues on the next page...

**Table 6. Recommended operating conditions ( $V_{DD\_HV\_x} = 3.3\text{ V}$ ) (continued)**

Symbol	Parameter	Conditions <sup>1</sup>	Min <sup>2</sup>	Max	Unit
$T_A$ <sup>8</sup>	Ambient temperature under bias	$f_{CPU} \leq 160\text{ MHz}$	-40	125	°C
$T_J$	Junction temperature under bias	—	-40	150	°C

1. All voltages are referred to  $V_{SS\_HV}$  unless otherwise specified
2. Device will be functional down (and electrical specifications as per various datasheet parameters will be guaranteed) to the point where one of the LVD/HVD resets the device. When voltage drops outside range for an LVD/HVD, device is reset.
3.  $V_{DD\_HV\_FLA}$  must be connected to  $V_{DD\_HV\_A}$  when  $V_{DD\_HV\_A} = 3.3\text{ V}$
4. Only applicable when supplying from external source.
5.  $V_{DD\_LV}$  supply pins should never be grounded (through a small impedance). If these are not driven, they should only be left floating.
6.  $V_{IN1\_CMP\_REF} \leq V_{DD\_HV\_A}$
7. This supply is shorted  $V_{DD\_HV\_A}$  on lower packages.
8.  $T_J = 150^\circ\text{C}$ . Assumes  $T_A = 125^\circ\text{C}$ 
  - Assumes maximum  $\theta_{JA}$  of 2s2p board. See [Thermal attributes](#)

**NOTE**

If  $V_{DD\_HV\_A}$  is in 5V range, it is necessary to use internal Flash supply 3.3V regulator.  $V_{DD\_HV\_FLA}$  should not be supplied externally and should only have decoupling capacitor.

**Table 7. Recommended operating conditions ( $V_{DD\_HV\_x} = 5\text{ V}$ )**

Symbol	Parameter	Conditions <sup>1</sup>	Min <sup>2</sup>	Max	Unit
$V_{DD\_HV\_A}$ $V_{DD\_HV\_B}$ $V_{DD\_HV\_C}$	HV IO supply voltage	—	4.5	5.5	V
$V_{DD\_HV\_FLA}$ <sup>3</sup>	HV flash supply voltage	—	3.15	3.6	V
$V_{DD\_HV\_ADC1\_REF}$	HV ADC1 high reference voltage	—	3.15	5.5	V
$V_{DD\_HV\_ADC0}$ $V_{DD\_HV\_ADC1}$	HV ADC supply voltage	—	$\max(V_{DD\_H\_V\_A}, V_{DD\_H\_V\_B}, V_{DD\_H\_V\_C}) - 0.05$	5.5	V
$V_{SS\_HV\_ADC0}$ $V_{SS\_HV\_ADC1}$	HV ADC supply ground	—	-0.1	0.1	V
$V_{DD\_LV}$ <sup>4</sup>	Core supply voltage	—	1.2	1.32	V
$V_{IN1\_CMP\_REF}$ <sup>5, 6</sup>	Analog Comparator DAC reference voltage	—	3.15	5.5 <sup>5</sup>	V
$I_{INJPAD}$	Injected input current on any pin during overload condition	—	-3.0	3.0	mA
$T_A$ <sup>7</sup>	Ambient temperature under bias	$f_{CPU} \leq 160\text{ MHz}$	-40	125	°C
$T_J$	Junction temperature under bias	—	-40	150	°C

1. All voltages are referred to  $V_{SS\_HV}$  unless otherwise specified
2. Device will be functional down (and electrical specifications as per various datasheet parameters will be guaranteed) to the point where one of the LVD/HVD resets the device. When voltage drops outside range for an LVD/HVD, device is reset.
3. When  $V_{DD\_HV}$  is in 5 V range,  $V_{DD\_HV\_FLA}$  cannot be supplied externally. This pin is decoupled with  $C_{flash\_reg}$ .

4. VDD\_LV supply pins should never be grounded (through a small impedance). If these are not driven, they should only be left floating
5.  $V_{IN1\_CMP\_REF} \leq V_{DD\_HV\_A}$
6. This supply is shorted VDD\_HV\_A on lower packages.
7.  $T_J=150^{\circ}\text{C}$ . Assumes  $T_A=125^{\circ}\text{C}$ 
  - Assumes maximum  $\theta_{JA}$  of 2s2p board. See [Thermal attributes](#)

## 4.3 Voltage regulator electrical characteristics

The voltage regulator is composed of the following blocks:

- Choice of generating supply voltage for the core area.
  - Control of external NPN ballast transistor
  - Generating core supply using internal ballast transistor
  - Connecting an external 1.25 V (nominal) supply directly without the NPN ballast
- Internal generation of the 3.3 V flash supply when device connected in 5V applications
- External bypass of the 3.3 V flash regulator when device connected in 3.3V applications
- Low voltage detector - low threshold (LVD\_IO\_A\_LO) for  $V_{DD\_HV\_IO\_A}$  supply
- Low voltage detector - high threshold (LVD\_IO\_A\_Hi) for  $V_{DD\_HV\_IO\_A}$  supply
- Low voltage detector (LVD\_FLASH) for 3.3 V flash supply ( $V_{DD\_HV\_FLA}$ )
- Various low voltage detectors (LVD\_LV\_x)
- High voltage detector (HVD\_LV\_cold) for 1.2 V digital core supply ( $V_{DD\_LV}$ )
- Power on Reset (POR\_LV) for 1.25 V digital core supply ( $V_{DD\_LV}$ )
- Power on Reset (POR\_HV) for 3.3 V to 5 V supply ( $V_{DD\_HV\_A}$ )

The following bipolar transistors<sup>1</sup> are supported, depending on the device performance requirements. As a minimum the following must be considered when determining the most appropriate solution to maintain the device under its maximum power dissipation capability: current, ambient temperature, mounting pad area, duty cycle and frequency for  $I_{dd}$ , collector voltage, etc

---

1. BCP56, MCP68 and MJD31 are guaranteed ballasts.

8. e200Z4 core, 160MHz, cache enabled; e200Z4 core, 80MHz; HSM fully operational (Z0 core @80MHz) FlexRay, 5x CAN, 5x LINFlexD, 2x SPI, 1x ADC used constantly, 1x eMIOS (5 ch), Memory: 3M flash, 384K RAM, Clocks: FIRC on, XOSC on, PLL on, SIRC on, no 32KHz crystal
9. Assuming  $T_a = T_j$ , as the device is in Stop mode. Assumes maximum  $\theta_{JA}$  of 2s2p board. See [Thermal attributes](#).
10. Internal structures hold the input voltage less than  $V_{DD\_HV\_ADC\_REF} + 1.0$  V on all pads powered by  $V_{DDA}$  supplies, if the maximum injection current specification is met (3 mA for all pins) and  $V_{DDA}$  is within the operating voltage specifications.
11. This value is the total current for two ADCs. Each ADC might consume upto 2mA at max.
12. This assumes the default configuration of flash controller register. For more details, refer to [Flash memory program and erase specifications](#)

**Table 11. Low Power Unit (LPU) Current consumption characteristics**

Symbol	Parameter	Conditions <sup>1</sup>	Min	Typ	Max	Unit
LPU_RUN	with 256K RAM	$T_a = 25\text{ }^{\circ}\text{C}$ SYS_CLK = 16MHz ADC0 = OFF, SPI0 = OFF, LIN0 = OFF, CAN0 = OFF	—	10	—	mA
		$T_a = 85\text{ }^{\circ}\text{C}$ SYS_CLK = 16MHz ADC0 = ON, SPI0 = ON, LIN0 = ON, CAN0 = ON	—	10.5	—	
		$T_a = 105\text{ }^{\circ}\text{C}$ SYS_CLK = 16MHz ADC0 = ON, SPI0 = ON, LIN0 = ON, CAN0 = ON	—	11	—	
		$T_a = 125\text{ }^{\circ}\text{C}$ <sup>2, 2</sup> SYS_CLK = 16MHz ADC0 = ON, SPI0 = ON, LIN0 = ON, CAN0 = ON	—	—	26	
LPU_STOP	with 256K RAM	$T_a = 25\text{ }^{\circ}\text{C}$	—	0.18	—	mA
		$T_a = 85\text{ }^{\circ}\text{C}$	—	0.60	—	
		$T_a = 105\text{ }^{\circ}\text{C}$	—	1.00	—	
		$T_a = 125\text{ }^{\circ}\text{C}$ <sup>2</sup>	—	—	10.6	

1. The content of the Conditions column identifies the components that draw the specific current.
2. Assuming  $T_a = T_j$ , as the device is in static (fully clock gated) mode. Assumes maximum  $\theta_{JA}$  of 2s2p board. See [Thermal attributes](#)

**Table 12. STANDBY Current consumption characteristics**

Symbol	Parameter	Conditions <sup>1</sup>	Min	Typ	Max	Unit
STANDBY0	STANDBY with 8K RAM	$T_a = 25\text{ }^{\circ}\text{C}$	—	71	—	$\mu\text{A}$
		$T_a = 85\text{ }^{\circ}\text{C}$	—	125	700	
		$T_a = 105\text{ }^{\circ}\text{C}$	—	195	1225	
		$T_a = 125\text{ }^{\circ}\text{C}$ <sup>2, 2</sup>	—	314	2100	
STANDBY1	STANDBY with 64K RAM	$T_a = 25\text{ }^{\circ}\text{C}$	—	72	—	$\mu\text{A}$
		$T_a = 85\text{ }^{\circ}\text{C}$	—	140	715	
		$T_a = 105\text{ }^{\circ}\text{C}$	—	225	1275	
		$T_a = 125\text{ }^{\circ}\text{C}$ <sup>2</sup>	—	358	2250	

Table continues on the next page...

**Table 12. STANDBY Current consumption characteristics (continued)**

Symbol	Parameter	Conditions <sup>1</sup>	Min	Typ	Max	Unit
STANDBY2	STANDBY with 128K RAM	T <sub>a</sub> = 25 °C	—	75	—	μA
		T <sub>a</sub> = 85 °C	—	155	730	
		T <sub>a</sub> = 105 °C	—	255	1350	
		T <sub>a</sub> = 125 °C <sup>2</sup>	—	396	2600	
STANDBY3	STANDBY with 256K RAM	T <sub>a</sub> = 25 °C	—	80	—	μA
		T <sub>a</sub> = 85 °C	—	180	800	
		T <sub>a</sub> = 105 °C	—	290	1425	
		T <sub>a</sub> = 125 °C <sup>2</sup>	—	465	2900	
STANDBY3	FIRC ON	T <sub>a</sub> = 25 °C	—	500	—	μA

1. The content of the Conditions column identifies the components that draw the specific current.
2. Assuming T<sub>a</sub>=T<sub>j</sub>, as the device is in static (fully clock gated) mode. Assumes maximum θ<sub>JA</sub> of 2s2p board. See [Thermal attributes](#)

## 4.6 Electrostatic discharge (ESD) characteristics

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n + 1) supply pin). This test conforms to the AEC-Q100-002/-003/-011 standard.

### NOTE

A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

**Table 13. ESD ratings**

Symbol	Parameter	Conditions <sup>1</sup>	Class	Max value <sup>2</sup>	Unit
V <sub>ESD(HBM)</sub>	Electrostatic discharge (Human Body Model)	T <sub>A</sub> = 25 °C conforming to AEC-Q100-002	H1C	2000	V
V <sub>ESD(CDM)</sub>	Electrostatic discharge (Charged Device Model)	T <sub>A</sub> = 25 °C conforming to AEC-Q100-011	C3A	500 750 (corners)	V

1. All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.
2. Data based on characterization results, not tested in production.

## 4.7 Electromagnetic Compatibility (EMC) specifications

EMC measurements to IC-level IEC standards are available from NXP on request.

## 5 I/O parameters

### 5.1 AC specifications @ 3.3 V Range

**Table 14. Functional Pad AC Specifications @ 3.3 V Range**

Symbol	Prop. Delay (ns) <sup>1</sup> L>H/H>L		Rise/Fall Edge (ns)		Drive Load (pF)	SIUL2_MSCRn[Src 1:0]
	Min	Max	Min	Max		MSB,LSB
pad_sr_hv (output)		6/6		1.9/1.5	25	11
	2.5/2.5	8.25/7.5	0.8/0.6	3.25/3	50	
	6.4/5	19.5/19.5	3.5/2.5	12/12	200	
	2.2/2.5	8/8	0.55/0.5	3.9/3.5	25	10
	0.090	1.1	0.035	1.1	asymmetry <sup>2</sup>	
	2.9/3.5	12.5/11	1/1	7/6	50	
	11/8	35/31	7.7/5	25/21	200	
	8.3/9.6	45/45	4/3.5	25/25	50	01 <sup>3</sup>
	13.5/15	65/65	6.3/6.2	30/30	200	
	13/13	75/75	6.8/6	40/40	50	00 <sup>3</sup>
	21/22	100/100	11/11	51/51	200	
pad_i_hv/ pad_sr_hv (input) <sup>4</sup>		2/2		0.5/0.5	0.5	NA

1. As measured from 50% of core side input to Voh/Vol of the output
2. This row specifies the min and max asymmetry between both the prop delay and the edge rates for a given PVT and 25pF load. Required for the Flexray spec.
3. Slew rate control modes
4. Input slope = 2ns

#### NOTE

The specification given above is based on simulation data into an ideal lumped capacitor. Customer should use IBIS models for their specific board/loading conditions to simulate the expected signal integrity and edge rates of their system.

#### NOTE

The specification given above is measured between 20% / 80%.



**Table 17. DC electrical specifications @ 5 V Range (continued)**

Symbol	Parameter	Value		Unit
		Min	Max	
Vil (pad_i_hv)	pad_i_hv Input Buffer Low Voltage	$VDD\_HV\_x - 0.3$	$0.45 \cdot VDD\_HV\_x$	V
Vhys (pad_i_hv)	pad_i_hv Input Buffer Hysteresis	$0.09 \cdot VDD\_HV\_x$		V
Vih_hys	CMOS Input Buffer High Voltage (with hysteresis enabled)	$0.65 \cdot VDD\_HV\_x$	$VDD\_HV\_x + 0.3$	V
Vil_hys	CMOS Input Buffer Low Voltage (with hysteresis enabled)	$VDD\_HV\_x - 0.3$	$0.35 \cdot VDD\_HV\_x$	V
Vih	CMOS Input Buffer High Voltage (with hysteresis disabled)	$0.55 \cdot VDD\_HV\_x^{1,1}$	$VDD\_HV\_x^{1,1} + 0.3$	V
Vil	CMOS Input Buffer Low Voltage (with hysteresis disabled)	$VDD\_HV\_x - 0.3$	$0.40 \cdot VDD\_HV\_x^{1,1}$	V
Vhys	CMOS Input Buffer Hysteresis	$0.09 \cdot VDD\_HV\_x^{1,1}$		V
Pull_IIH (pad_i_hv)	Weak Pullup Current <sup>2,2</sup> Low	23		μA
Pull_IIH (pad_i_hv)	Weak Pullup Current <sup>3,3</sup> High		82	μA
Pull_IIL (pad_i_hv)	Weak Pulldown Current <sup>3</sup> Low	40		μA
Pull_IIL (pad_i_hv)	Weak Pulldown Current <sup>2</sup> High		130	μA
Pull_Ioh	Weak Pullup Current <sup>4</sup>	30	80	μA
Pull_Iol	Weak Pulldown Current <sup>5</sup>	30	80	μA
Iinact_d	Digital Pad Input Leakage Current (weak pull inactive)	-2.5	2.5	μA
Voh	Output High Voltage <sup>6</sup>	$0.8 \cdot VDD\_HV\_x^{1,1}$	—	V
Vol	Output Low Voltage <sup>7</sup> Output Low Voltage <sup>8</sup>	—	$0.2 \cdot VDD\_HV\_x$ $0.1 \cdot VDD\_HV\_x$	V
Ioh_f	Full drive Ioh <sup>9,9</sup> (SIUL2_MSCRn.SRC[1:0] = 11)	18	70	mA
Iol_f	Full drive Iol <sup>9</sup> (SIUL2_MSCRn.SRC[1:0] = 11)	21	120	mA
Ioh_h	Half drive Ioh <sup>9</sup> (SIUL2_MSCRn.SRC[1:0] = 10)	9	35	mA
Iol_h	Half drive Iol <sup>9</sup> (SIUL2_MSCRn.SRC[1:0] = 10)	10.5	60	mA

1.  $VDD\_HV\_x = VDD\_HV\_A, VDD\_HV\_B, VDD\_HV\_C$

2. Measured when pad =  $0.69 \cdot VDD\_HV\_x$

3. Measured when pad =  $0.49 \cdot VDD\_HV\_x$

4. Measured when pad = 0 V

5. Measured when pad =  $VDD\_HV\_x$

6. Measured when pad is sourcing 2 mA

7. Measured when pad is sinking 2 mA


8. Measured when pad is sinking 1.5 mA

9. Ioh/Iol is derived from spice simulations. These values are NOT guaranteed by test.

## 5.5 Reset pad electrical characteristics

The device implements a dedicated bidirectional RESET pin.

### 6.1.1.1 Input equivalent circuit and ADC conversion characteristics



**Figure 6. Input equivalent circuit**

#### NOTE

The ADC performance specifications are not guaranteed if two ADCs simultaneously sample the same shared channel.

**Table 20. ADC conversion characteristics (for 12-bit)**

Symbol	Parameter	Conditions	Min	Typ <sup>1</sup>	Max	Unit
$f_{CK}$	ADC Clock frequency (depends on ADC configuration) (The duty cycle depends on AD_CK <sup>2</sup> frequency)	—	15.2	80	80	MHz
$f_s$	Sampling frequency	80 MHz	—	—	1.00	MHz
$t_{sample}$	Sample time <sup>3</sup>	80 MHz @ 100 ohm source impedance	250	—	—	ns
$t_{conv}$	Conversion time <sup>4</sup>	80 MHz	700	—	—	ns
$t_{total\_conv}$	Total Conversion time $t_{sample} + t_{conv}$ (for standard and extended channels)	80 MHz	1.5 <sup>5</sup>	—	—	$\mu s$
	Total Conversion time $t_{sample} + t_{conv}$ (for precision channels)		1	—	—	
$C_S^{6, 6}$	ADC input sampling capacitance	—	—	3	5	pF
$C_{P1}^6$	ADC input pin capacitance 1	—	—	—	5	pF
$C_{P2}^6$	ADC input pin capacitance 2	—	—	—	0.8	pF
$R_{SW1}^6$	Internal resistance of analog source	$V_{REF}$ range = 4.5 to 5.5 V	—	—	0.3	k $\Omega$
		$V_{REF}$ range = 3.15 to 3.6 V	—	—	875	$\Omega$

Table continues on the next page...

**Table 35. DSPI electrical specifications (continued)**

No	Symbol	Parameter	Conditions	High Speed Mode		low Speed mode		Unit
				Min	Max	Min	Max	
12	$t_{HO}$	Data hold time for outputs	Master (MTFE = 0)	NA	—	-2	—	ns
			Slave	4	—	6	—	
			Master (MTFE = 1, CPHA = 0)	-2	—	10 <sup>1</sup>	—	
			Master (MTFE = 1, CPHA = 1)	-2	—	-2	—	

1. SMPL\_PTR should be set to 1

## NOTE

### Restriction For High Speed modes

- DSPI2, DSPI3, SPI1 and SPI2 will support 40MHz Master mode SCK
- DSPI2, DSPI3, SPI1 and SPI2 will support 25MHz Slave SCK frequency
- Only one {SIN,SOUT and SCK} group per DSPI/SPI will support high frequency mode
- For Master mode MTFE will be 1 for high speed mode
- For high speed slaves, their master have to be in MTFE=1 mode or should be able to support 15ns tSUO delay

## NOTE

For numbers shown in the following figures, see [Table 35](#)

**Table 36. Continuous SCK timing**

Spec	Characteristics	Pad Drive/Load	Value	
			Min	Max
tSCK	SCK cycle timing	strong/50 pF	100 ns	-
-	PCS valid after SCK	strong/50 pF	-	15 ns
-	PCS valid after SCK	strong/50 pF	-4 ns	-

**Table 37. DSPI high speed mode I/Os**

DSPI	High speed SCK	High speed SIN	High speed SOUT
DSPI2	GPIO[78]	GPIO[76]	GPIO[77]
DSPI3	GPIO[100]	GPIO[101]	GPIO[98]
SPI1	GPIO[173]	GPIO[175]	GPIO[176]
SPI2	GPIO[79]	GPIO[110]	GPIO[111]

## 6.4.2 FlexRay electrical specifications

### 6.4.2.1 FlexRay timing

This section provides the FlexRay Interface timing characteristics for the input and output signals. It should be noted that these are recommended numbers as per the FlexRay EPL v3.0 specification, and subject to change per the final timing analysis of the device.

### 6.4.2.2 TxEN




Figure 17. TxEN signal

Table 38. TxEN output characteristics<sup>1</sup>

Name	Description	Min	Max	Unit
dCCTxEN <sub>RISE25</sub>	Rise time of TxEN signal at CC	—	9	ns
dCCTxEN <sub>FALL25</sub>	Fall time of TxEN signal at CC	—	9	ns
dCCTxEN <sub>01</sub>	Sum of delay between Clk to Q of the last FF and the final output buffer, rising edge	—	25	ns
dCCTxEN <sub>10</sub>	Sum of delay between Clk to Q of the last FF and the final output buffer, falling edge	—	25	ns

1. All parameters specified for  $V_{DD\_HV\_IOx} = 3.3\text{ V} -5\%, \pm 10\%$ ,  $T_J = -40\text{ }^{\circ}\text{C} / 150\text{ }^{\circ}\text{C}$ , TxEN pin load maximum 25 pF

1. All parameters specified for VDD\_HV\_IOx = 3.3 V -5%, +±10%, T<sub>J</sub> = -40 oC / 150 oC.

### 6.4.3 Ethernet switching specifications


The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

#### 6.4.3.1 MII signal switching specifications

The following timing specs meet the requirements for MII style interfaces for a range of transceiver devices.

**Table 41. MII signal switching specifications**


Symbol	Description	Min.	Max.	Unit
—	RXCLK frequency	—	25	MHz
MII1	RXCLK pulse width high	35%	65%	RXCLK period
MII2	RXCLK pulse width low	35%	65%	RXCLK period
MII3	RXD[3:0], RXDV, RXER to RXCLK setup	5	—	ns
MII4	RXCLK to RXD[3:0], RXDV, RXER hold	5	—	ns
—	TXCLK frequency	—	25	MHz
MII5	TXCLK pulse width high	35%	65%	TXCLK period
MII6	TXCLK pulse width low	35%	65%	TXCLK period
MII7	TXCLK to TXD[3:0], TXEN, TXER invalid	2	—	ns
MII8	TXCLK to TXD[3:0], TXEN, TXER valid	—	25	ns



**Figure 21. RMII/MII transmit signal timing diagram**

**Table 43. Master mode SAI Timing (continued)**

no	Parameter	Value		Unit
		Min	Max	
S2	SAI_MCLK pulse width high/low	45%	55%	MCLK period
S3	SAI_BCLK cycle time	80	-	BCLK period
S4	SAI_BCLK pulse width high/low	45%	55%	ns
S5	SAI_BCLK to SAI_FS output valid	-	15	ns
S6	SAI_BCLK to SAI_FS output invalid	0	-	ns
S7	SAI_BCLK to SAI_TXD valid	-	15	ns
S8	SAI_BCLK to SAI_TXD invalid	0	-	ns
S9	SAI_RXD/SAI_FS input setup before SAI_BCLK	28	-	ns
S10	SAI_RXD/SAI_FS input hold after SAI_BCLK	0	-	ns


**Figure 23. Master mode SAI Timing****Table 44. Slave mode SAI Timing**

No	Parameter	Value		Unit
		Min	Max	
	Operating Voltage	2.7	3.6	V
S11	SAI_BCLK cycle time (input)	80	-	ns
S12	SAI_BCLK pulse width high/low (input)	45%	55%	BCLK period
S13	SAI_FS input setup before SAI_BCLK	10	-	ns
S14	SAI_FS input hold after SAI_BCLK	2	-	ns

Table continues on the next page...

**Table 44. Slave mode SAI Timing (continued)**

No	Parameter	Value		Unit
		Min	Max	
S15	SAI_BCLK to SAI_TXD/SAI_FS output valid	-	28	ns
S16	SAI_BCLK to SAI_TXD/SAI_FS output invalid	0	-	ns
S17	SAI_RXD setup before SAI_BCLK	10	-	ns
S18	SAI_RXD hold after SAI_BCLK	2	-	ns

**Figure 24. Slave mode SAI Timing**

## 6.5 Debug specifications

### 6.5.1 JTAG interface timing

**Table 45. JTAG pin AC electrical characteristics <sup>1</sup>**

#	Symbol	Characteristic	Min	Max	Unit
1	$t_{JCYC}$	TCK Cycle Time <sup>2, 2</sup>	62.5	—	ns
2	$t_{JDC}$	TCK Clock Pulse Width	40	60	%
3	$t_{TCKRISE}$	TCK Rise and Fall Times (40% - 70%)	—	3	ns
4	$t_{TMSS}, t_{TDIS}$	TMS, TDI Data Setup Time	5	—	ns
5	$t_{TMSH}, t_{TDIH}$	TMS, TDI Data Hold Time	5	—	ns
6	$t_{TDOV}$	TCK Low to TDO Data Valid	—	20 <sup>3, 3</sup>	ns
7	$t_{TDOI}$	TCK Low to TDO Data Invalid	0	—	ns
8	$t_{TDOHZ}$	TCK Low to TDO High Impedance	—	15	ns
11	$t_{BSDV}$	TCK Falling Edge to Output Valid	—	600 <sup>4, 4</sup>	ns

Table continues on the next page...

## 6.5.4 External interrupt timing (IRQ pin)

Table 48. External interrupt timing specifications

No.	Symbol	Parameter	Conditions	Min	Max	Unit
1	$t_{IPWL}$	IRQ pulse width low	—	3	—	$t_{CYC}$
2	$t_{IPWH}$	IRQ pulse width high	—	3	—	$t_{CYC}$
3	$t_{ICYC}$	IRQ edge to edge time	—	6	—	$t_{CYC}$

These values apply when IRQ pins are configured for rising edge or falling edge events, but not both.




Figure 31. External interrupt timing

## 7 Thermal attributes

### 7.1 Thermal attributes

Board type	Symbol	Description	176LQFP	Unit	Notes
Single-layer (1s)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	50.7	$^{\circ}\text{C}/\text{W}$	11, 22
Four-layer (2s2p)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	24.2	$^{\circ}\text{C}/\text{W}$	1, 2, 33
Single-layer (1s)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	38.1	$^{\circ}\text{C}/\text{W}$	1, 3

Table continues on the next page...



## Thermal attributes

Board type	Symbol	Description	176LQFP	Unit	Notes
Four-layer (2s2p)	$R_{\theta JA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	17.8	°C/W	1, 3
—	$R_{\theta JB}$	Thermal resistance, junction to board	10.9	°C/W	44
—	$R_{\theta JC}$	Thermal resistance, junction to case	8.4	°C/W	55
—	$\Psi_{JT}$	Thermal resistance, junction to package top	0.5	°C/W	66
—	$\Psi_{JB}$	Thermal characterization parameter, junction to package bottom	0.3	°C/W	77

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.
3. Per JEDEC JESD51-6 with the board horizontal.
4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
6. Thermal resistance between the die and the solder pad on the bottom of the package based on simulation without any interface resistance. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.
7. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

Board type	Symbol	Description	324 MAPBGA	Unit	Notes
Single-layer (1s)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	31.0	°C/W	11, 22
Four-layer (2s2p)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	24.3	°C/W	1,2,33
Single-layer (1s)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	23.5	°C/W	1, 3
Four-layer (2s2p)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	20.1	°C/W	1,3

Table continues on the next page...

## Thermal attributes

Board type	Symbol	Description	256 MAPBGA	Unit	Notes
—	$R_{\theta JC}$	Thermal resistance, junction to case	7.9	°C/W	55
—	$\Psi_{JT}$	Thermal characterization parameter, junction to package top outside center (natural convection)	0.2	°C/W	66
—	$R_{\theta JB\_CSB}$	Thermal characterization parameter, junction to package bottom outside center (natural convection)	9.0	°C/W	77

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.
3. Per JEDEC JESD51-6 with the board horizontal
4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.
7. Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

Board type	Symbol	Description	100 MAPBGA	Unit	Notes
Single-layer (1s)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	50.9	°C/W	1, 21,2
Four-layer (2s2p)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	27.0	°C/W	1,2,33
Single-layer (1s)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./ min. air speed)	38.0	°C/W	1,3
Four-layer (2s2p)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./ min. air speed)	22.2	°C/W	1,3

Table continues on the next page...

## 10.1.2 BAF execution duration

Following table specifies the typical BAF execution time in case BAF boot header is present at first location (Typical) and last location (worst case). Total Boot time is the sum of reset sequence duration and BAF execution time.

**Table 50. BAF execution duration**

BAF execution duration	Min	Typ	Max	Unit
BAF execution time (boot header at first location)	—	200	—	μs
BAF execution time (boot header at last location)	—	—	320	μs

## 10.1.3 Reset sequence description

The figures in this section show the internal states of the device during the five different reset sequences. The dotted lines in the figures indicate the starting point and the end point for which the duration is specified in .

With the beginning of DRUN mode, the first instruction is fetched and executed. At this point, application execution starts and the internal reset sequence is finished.

The following figures show the internal states of the device during the execution of the reset sequence and the possible states of the RESET\_B signal pin.

### NOTE

RESET\_B is a bidirectional pin. The voltage level on this pin can either be driven low by an external reset generator or by the device internal reset circuitry. A high level on this pin can only be generated by an external pullup resistor which is strong enough to overdrive the weak internal pulldown resistor. The rising edge on RESET\_B in the following figures indicates the time when the device stops driving it low. The reset sequence durations given in are applicable only if the internal reset sequence is not prolonged by an external reset generator keeping RESET\_B asserted low beyond the last Phase3.

Table 51. Revision History (continued)

Rev. No.	Date	Substantial Changes
		<ul style="list-style-type: none"> <li>In section: Reset pad electrical characteristics <ul style="list-style-type: none"> <li>Revised table, Reset electrical characteristics</li> <li>Deleted note, There are some specific ports that supports TTL functionality. These ports are, PB[4], PB[5], PB[6], PB[7], PB[8], PB[9], PD[0], PD[1], PD[2], PD[3], PD[4], PD[5], PD[6], PD[7], PD[8], PD[9], PD[10], and PD[11].</li> </ul> </li> <li>In section: PORST electrical specifications <ul style="list-style-type: none"> <li>In table: PORST electrical specifications <ul style="list-style-type: none"> <li>Updated 'Min' value for <math>W_{NFPORST}</math></li> </ul> </li> </ul> </li> <li>In section: Peripheral operating requirements and behaviours <ul style="list-style-type: none"> <li>Changed section title from Input impedance and ADC accuracy to Input equivalent circuit and ADC conversion characteristics.</li> <li>Revised table: ADC conversion characteristics (for 12-bit) and ADC conversion characteristics (for 10-bit)</li> <li>Removed table, ADC supply configurations.</li> </ul> </li> <li>In section: Analogue Comparator (CMP) electrical specifications <ul style="list-style-type: none"> <li>In table: Comparator and 6-bit DAC electrical specifications <ul style="list-style-type: none"> <li>Updated 'Max' value of <math>I_{DDL5}</math></li> <li>Updated 'Min' and 'Max' for <math>V_{AIO}</math> and DNL</li> <li>Updated 'Descriptor' 'Min' 'Max' of <math>V_H</math></li> <li>Updated row for <math>t_{DHS}</math></li> <li>Added row for <math>t_{DLS}</math></li> <li>Removed row for <math>V_{CMPOh}</math> and <math>V_{CMPOl}</math></li> </ul> </li> </ul> </li> <li>In section: Clocks and PLL interfaces modules <ul style="list-style-type: none"> <li>In table: Main oscillator electrical characteristics <ul style="list-style-type: none"> <li><math>V_{XOSCHS}</math>: Removed values for 4 MHz.</li> <li><math>T_{XOSCHSU}</math>: Updated range to 8-40 MHz.</li> </ul> </li> <li>In table: 16 MHz RC Oscillator electrical specifications <ul style="list-style-type: none"> <li>Updated 'Max' for <math>T_{startup}</math> and <math>T_{LTJIT}</math></li> <li>Removed <math>F_{Untrimmed}</math> row</li> </ul> </li> <li>In table: 128 KHz Internal RC oscillator electrical specifications <ul style="list-style-type: none"> <li><math>F_{osc}</math>: Removed Uncalibrated 'Condition' and updated 'Min', 'Typ', and 'Max' for Calibrated condition</li> <li><math>F_{osc}</math>: Updated 'Temperature dependence' and 'Supply dependence' Max values</li> </ul> </li> <li>In table: PLL electrical specifications <ul style="list-style-type: none"> <li>Removed entries for Input Clock Low Level, Input Clock High Level, Power consumption, Regulator Maximum Output Current, Analog Supply, Digital Supply (<math>V_{DD\_LV}</math>), Modulation Depth (Down Spread), PLL reset assertion time, and Power Consumption</li> <li>Removed 'Typ' value for Duty Cycle at pllclkout</li> <li>Removed 'Min' value for Lock Time in calibration mode.</li> </ul> </li> <li>In table: Jitter calculation <ul style="list-style-type: none"> <li>Added 1 Sigma Random Jitter and Total Period Jitter values for Long Term Jitter (Integer and Fractional Mode) rows.</li> </ul> </li> </ul> </li> </ul>
		<ul style="list-style-type: none"> <li>In section Flash read wait state and address pipeline control settings <ul style="list-style-type: none"> <li>In Flash Read Wait State and Address Pipeline Control: Updated APC for 40 MHz.</li> </ul> </li> <li>Removed section: On-chip peripherals</li> </ul>

Table continues on the next page...

**Table 51. Revision History (continued)**

Rev. No.	Date	Substantial Changes
Rev 4	9 March 2016	<ul style="list-style-type: none"> <li>In section, <a href="#">Voltage regulator electrical characteristics</a> <ul style="list-style-type: none"> <li>In table, Voltage regulator electrical specifications: <ul style="list-style-type: none"> <li>Updated the footnote on V<sub>DD_HV_BALLAST</sub></li> </ul> </li> </ul> </li> </ul>
Rev 5	27 February 2017	<ul style="list-style-type: none"> <li>In <a href="#">Family Comparison</a> section: <ul style="list-style-type: none"> <li>Updated the "MPC5746C Family Comparison" table.</li> <li>added "NVM Memory Map 1", "NVM Memory Map 2", and "RAM Memory Map" tables.</li> </ul> </li> <li>Updated the product version, flash memory size and optional fields information in <a href="#">Ordering Information</a> section.</li> <li>In <a href="#">Recommended Operating Conditions</a> section, removed the note related to additional crossover current.</li> <li>VDD_HV_C row added in "Voltage regulator electrical specifications" table in <a href="#">Voltage regulator electrical characteristics</a> section.</li> <li>In <a href="#">Voltage Monitor Electrical Characteristics</a> section, updated the "Trimmed" Fall and Rise specs of VHVD_LV_cold parameter in "Voltage Monitor Electrical Characteristics" table.</li> <li>In <a href="#">AC Electrical Specifications: 3.3 V Range</a> section, changed the occurrences of "ipp_sre[1:0]" to "SIUL2_MSCRn.SRC[1:0]" in the table.</li> <li>In <a href="#">DC Electrical Specifications: 3.3 V Range</a> section, changed the occurrences of "ipp_sre[1:0]" to "SIUL2_MSCRn.SRC[1:0]" and updated "Vol min and max" values in the table.</li> <li>In <a href="#">AC Electrical Specifications: 5 V Range</a> section, changed the occurrences of "ipp_sre[1:0]" to "SIUL2_MSCRn.SRC[1:0]" in the table.</li> <li>In <a href="#">DC Electrical Specifications: 5 V Range</a> section, changed the occurrences of "ipp_sre[1:0]" to "SIUL2_MSCRn.SRC[1:0]" and updated "Vol min and max" values in the table.</li> <li>In "Flash memory AC timing specifications" table in <a href="#">Flash memory AC timing specifications</a> section: <ul style="list-style-type: none"> <li>Updated the "t<sub>psus</sub>" typ value from 7 us to 9.4 us.</li> <li>Updated the "t<sub>psus</sub>" max value from 9.1 us to 11.5 us.</li> </ul> </li> <li>Added "Continuous SCK Timing" table in <a href="#">DSPI timing</a> section.</li> <li>Added "ADC pad leakage" at 105°C TA conditions in "ADC conversion characteristics (for 12-bit)" table in <a href="#">ADC electrical specifications</a> section.</li> <li>In "STANDBY Current consumption characteristics" table in <a href="#">Supply current characteristics</a> section: <ul style="list-style-type: none"> <li>Updated the Typ and max values of IDD Standby current.</li> <li>Added IDD Standby3 current spec for FIRC ON.</li> </ul> </li> <li>Removed IVDDHV and IVDDLv specs in <a href="#">16 MHz RC Oscillator electrical specifications</a> section.</li> <li>Added <a href="#">Reset Sequence</a> section, with <a href="#">Reset Sequence Duration</a>, <a href="#">BAF execution duration</a> section, and <a href="#">Reset Sequence Distribution</a> as its sub-sections.</li> </ul>

Table continues on the next page...