




Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	e200z2, e200z4
Core Size	32-Bit Dual-Core
Speed	80MHz/160MHz
Connectivity	CANbus, Ethernet, I ² C, LINbus, SAI, SPI, USB, USB OTG
Peripherals	DMA, LVD, POR, WDT
Number of I/O	-
Program Memory Size	3MB (3M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 80x10b, 64x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LFBGA
Supplier Device Package	100-MAPBGA (11x11)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5746csk1mmh6r

Table of Contents

1	Block diagram.....	4	6.3.2	Flash memory Array Integrity and Margin	
2	Family comparison.....	4		Read specifications.....	39
3	Ordering parts.....	8	6.3.3	Flash memory module life specifications.....	40
3.1	Determining valid orderable parts	8	6.3.4	Data retention vs program/erase cycles.....	40
3.2	Ordering Information	9	6.3.5	Flash memory AC timing specifications.....	41
4	General.....	9	6.3.6	Flash read wait state and address pipeline	
4.1	Absolute maximum ratings.....	9		control settings	42
4.2	Recommended operating conditions.....	11	6.4	Communication interfaces.....	43
4.3	Voltage regulator electrical characteristics.....	13	6.4.1	DSPI timing.....	43
4.4	Voltage monitor electrical characteristics.....	17	6.4.2	FlexRay electrical specifications.....	49
4.5	Supply current characteristics.....	18	6.4.2.1	FlexRay timing.....	49
4.6	Electrostatic discharge (ESD) characteristics.....	22	6.4.2.2	TxEN.....	49
4.7	Electromagnetic Compatibility (EMC) specifications.....	23	6.4.2.3	TxD.....	50
5	I/O parameters.....	23	6.4.2.4	RxD.....	51
5.1	AC specifications @ 3.3 V Range.....	23	6.4.3	Ethernet switching specifications.....	52
5.2	DC electrical specifications @ 3.3V Range.....	24	6.4.4	SAI electrical specifications	53
5.3	AC specifications @ 5 V Range.....	25	6.5	Debug specifications.....	55
5.4	DC electrical specifications @ 5 V Range.....	25	6.5.1	JTAG interface timing	55
5.5	Reset pad electrical characteristics.....	26	6.5.2	Nexus timing.....	58
5.6	PORST electrical specifications.....	28	6.5.3	WKPU/NMI timing.....	60
6	Peripheral operating requirements and behaviours.....	28	6.5.4	External interrupt timing (IRQ pin).....	61
6.1	Analog.....	28	7	Thermal attributes.....	61
6.1.1	ADC electrical specifications.....	28	7.1	Thermal attributes.....	61
6.1.2	Analog Comparator (CMP) electrical		8	Dimensions.....	65
	specifications.....	33	8.1	Obtaining package dimensions	65
6.2	Clocks and PLL interfaces modules.....	34	9	Pinouts.....	66
6.2.1	Main oscillator electrical characteristics.....	34	9.1	Package pinouts and signal descriptions.....	66
6.2.2	32 kHz Oscillator electrical specifications	36	10	Reset sequence.....	66
6.2.3	16 MHz RC Oscillator electrical		10.1	Reset sequence.....	66
	specifications.....	36	10.1.1	Reset sequence duration.....	66
6.2.4	128 KHz Internal RC oscillator Electrical		10.1.2	BAF execution duration.....	66
	specifications	37	10.1.3	Reset sequence description.....	67
6.2.5	PLL electrical specifications	37	11	Revision History.....	69
6.3	Memory interfaces.....	38	11.1	Revision History.....	69
6.3.1	Flash memory program and erase				
	specifications.....	38			

3.2 Ordering Information

Example Code	P	PC	57	4	6	C	S	K0	M	MJ	6	R
Qualification Status												
Power Architecture												
Automotive Platform												
Core Version												
Flash Size (core dependent)												
Product												
Optional fields												
Fab and mask indicator												
Temperature spec.												
Package Code												
CPU Frequency												
R = Tape & Reel (blank if Tray)												

Qualification Status P = Engineering samples S = Automotive qualified PC = Power Architecture	Product Version B = Single core C = Dual core	Fab and mask version indicator K = TSMC Fab #(0,1,etc.) = Version of the maskset, like rev. 0=0N65H	Package Code KU = 176 LQFP EP MJ = 256 MAPBGA MN = 324 MAPBGA MH = 100MAPBGA
Automotive Platform 57 = Power Architecture in 55nm	Optional fields Blank = No optional feature S = HSM (Security Module) F = CAN FD B = HSM + CAN FD R = 512K RAM T = HSM + 512K RAM G* = CAN FD + 512K RAM H* = HSM + CAN FD + 512K RAM * G and H for 5746 B/C only	Temperature spec. C = -40.C to +85.C Ta V = -40.C to +105.C Ta M = -40.C to +125.C Ta	CPU Frequency 2 = Z4 operates upto 120 MHz 6 = Z4 operates upto 160 MHz
Core Version 4 = e200z4 Core Version (highest core version in the case of multiple cores)			Shipping Method R = Tape and reel Blank = Tray
Flash Memory Size 4 = 1.5 MB 5 = 2 MB 6 = 3 MB			

Note: Not all part number combinations are available as production product

4 General

4.1 Absolute maximum ratings

NOTE

Functional operating conditions appear in the DC electrical characteristics. Absolute maximum ratings are stress ratings only, and functional operation at the maximum values is not guaranteed. See footnotes in [Table 5](#) for specific conditions

Stress beyond the listed maximum values may affect device reliability or cause permanent damage to the device.

Table 5. Absolute maximum ratings

Symbol	Parameter	Conditions ¹	Min	Max	Unit
$V_{DD_HV_A}$, $V_{DD_HV_B}$, $V_{DD_HV_C}$ ^{2,3}	3.3 V - 5.5V input/output supply voltage	—	−0.3	6.0	V
$V_{DD_HV_FLA}$ ^{4,5}	3.3 V flash supply voltage (when supplying from an external source in bypass mode)	—	−0.3	3.63	V
$V_{DD_LP_DEC}$ ⁶	Decoupling pin for low power regulators ⁷	—	−0.3	1.32	V
$V_{DD_HV_ADC1_REF}$ ⁸	3.3 V / 5.0 V ADC1 high reference voltage	—	−0.3	6	V
$V_{DD_HV_ADC0}$ $V_{DD_HV_ADC1}$	3.3 V to 5.5V ADC supply voltage	—	−0.3	6.0	V
$V_{SS_HV_ADC0}$ $V_{SS_HV_ADC1}$	3.3V to 5.5V ADC supply ground	—	−0.1	0.1	V
V_{DD_LV} ^{9, 10, 10, 11, 11, 12}	Core logic supply voltage	—	−0.3	1.32	V
V_{INA}	Voltage on analog pin with respect to ground (V_{SS_HV})	—	−0.3	Min ($V_{DD_HV_x}$, $V_{DD_HV_ADCx}$, $V_{DD_ADCx_REF}$) +0.3	V
V_{IN}	Voltage on any digital pin with respect to ground (V_{SS_HV})	Relative to $V_{DD_HV_A}$, $V_{DD_HV_B}$, $V_{DD_HV_C}$	−0.3	$V_{DD_HV_x} + 0.3$	V
I_{INJPAD}	Injected input current on any pin during overload condition	Always	−5	5	mA
I_{INJSUM}	Absolute sum of all injected input currents during overload condition	—	−50	50	mA
T_{ramp}	Supply ramp rate	—	0.5 V / min	100V/ms	—
T_A ¹³	Ambient temperature	—	−40	125	°C
T_{STG}	Storage temperature	—	−55	165	°C

1. All voltages are referred to V_{SS_HV} unless otherwise specified
2. $V_{DD_HV_B}$ and $V_{DD_HV_C}$ are common together on the 176 LQFP-EP package.
3. Allowed $V_{DD_HV_x} = 5.5\text{--}6.0$ V for 60 seconds cumulative time with no restrictions, for 10 hours cumulative time device in reset, $T_J = 150$ °C, remaining time at or below 5.5 V.
4. $V_{DD_HV_FLA}$ must be connected to $V_{DD_HV_A}$ when $V_{DD_HV_A} = 3.3\text{V}$
5. $V_{DD_HV_FLA}$ must be disconnected from ANY power sources when $V_{DD_HV_A} = 5\text{V}$
6. This pin should be decoupled with low ESR 1 μF capacitor.
7. Not available for input voltage, only for decoupling internal regulators
8. 10-bit ADC does not have dedicated reference and its reference is bonded to 10-bit ADC supply($V_{DD_HV_ADC0}$) inside the package.
9. Allowed 1.45 – 1.5 V for 60 seconds cumulative time at maximum $T_J = 150$ °C, remaining time as defined in footnotes 10 and 11.
10. Allowed 1.38 – 1.45 V– for 10 hours cumulative time at maximum $T_J = 150$ °C, remaining time as defined in footnote 11.
11. 1.32 – 1.38 V range allowed periodically for supply with sinusoidal shape and average supply value below 1.326 V at maximum $T_J = 150$ °C.
12. If HVD on core supply ($V_{HVD_LV_x}$) is enabled, it will generate a reset when supply goes above threshold.
13. $T_J = 150$ °C. Assumes $T_A = 125$ °C
 - Assumes maximum θ_{JA} for 2s2p board. See [Thermal attributes](#)

4.2 Recommended operating conditions

The following table describes the operating conditions for the device, and for which all specifications in the data sheet are valid, except where explicitly noted. The device operating conditions must not be exceeded in order to guarantee proper operation and reliability. The ranges in this table are design targets and actual data may vary in the given range.

NOTE

- For normal device operations, all supplies must be within operating range corresponding to the range mentioned in following tables. This is required even if some of the features are not used.
- If VDD_HV_A is in 3.3V range, VDD_HV_FL A should be externally supplied using a 3.3V source. If VDD_HV_A is in 3.3V range, VDD_HV_FL A should be shorted to VDD_HV_A.
- VDD_HV_A, VDD_HV_B and VDD_HV_C are all independent supplies and can each be set to 3.3V or 5V. The following tables: 'Recommended operating conditions (VDD_HV_x = 3.3 V)' and table 'Recommended operating conditions (VDD_HV_x = 5 V)' specify their ranges when configured in 3.3V or 5V respectively.

Table 6. Recommended operating conditions (V_{DD_HV_x} = 3.3 V)

Symbol	Parameter	Conditions ¹	Min ²	Max	Unit
V _{DD_HV_A} V _{DD_HV_B} V _{DD_HV_C}	HV IO supply voltage	—	3.15	3.6	V
V _{DD_HV_FL A} ³	HV flash supply voltage	—	3.15	3.6	V
V _{DD_HV_ADC1_REF}	HV ADC1 high reference voltage	—	3.0	5.5	V
V _{DD_HV_ADC0} V _{DD_HV_ADC1}	HV ADC supply voltage	—	max(V _{DD_HV_A} , V _{DD_HV_B} , V _{DD_HV_C}) - 0.05	3.6	V
V _{SS_HV_ADC0} V _{SS_HV_ADC1}	HV ADC supply ground	—	-0.1	0.1	V
V _{DD_LV} ^{4, 5}	Core supply voltage	—	1.2	1.32	V
V _{IN1_CMP_REF} ^{6, 7}	Analog Comparator DAC reference voltage	—	3.15	3.6	V
I _{INJPAD}	Injected input current on any pin during overload condition	—	-3.0	3.0	mA

Table continues on the next page...

4.4 Voltage monitor electrical characteristics

Table 9. Voltage monitor electrical characteristics

Symbol	Parameter	State	Conditions	Configuration			Threshold			Unit
				Power Up ¹	Mask Opt ^{2, 2}	Reset Type	Min	Typ	Max	
V _{POR_LV}	LV supply power on reset detector	Fall	Untrimmed	Yes	No	Destructive	0.930	0.979	1.028	V
			Trimmed				-	-	-	V
		Rise	Untrimmed				0.980	1.029	1.078	V
			Trimmed				-	-	-	V
V _{HVD_LV_col d}	LV supply high voltage monitoring, detecting at device pin	Fall	Untrimmed	No	Yes	Functional	Disabled at Start			
			Trimmed				1.325	1.345	1.375	V
		Rise	Untrimmed				Disabled at Start			
			Trimmed				1.345	1.365	1.395	V
V _{LVD_LV_PD2_hot}	LV supply low voltage monitoring, detecting on the PD2 core (hot) area	Fall	Untrimmed	Yes	No	Destructive	1.0800	1.1200	1.1600	V
			Trimmed				1.1250	1.1425	1.1600	V
		Rise	Untrimmed				1.1000	1.1400	1.1800	V
			Trimmed				1.1450	1.1625	1.1800	V
V _{LVD_LV_PD1_hot (BGFP)}	LV supply low voltage monitoring, detecting on the PD1 core (hot) area	Fall	Untrimmed	Yes	No	Destructive	1.0800	1.1200	1.1600	V
			Trimmed				1.1140	1.1370	1.1600	V
		Rise	Untrimmed				1.1000	1.140	1.1800	V
			Trimmed				1.1340	1.1570	1.1800	V
V _{LVD_LV_PD0_hot (BGFP)}	LV supply low voltage monitoring, detecting on the PD0 core (hot) area	Fall	Untrimmed	Yes	No	Destructive	1.0800	1.1200	1.1600	V
			Trimmed				1.1140	1.1370	1.1600	V
		Rise	Untrimmed				1.1000	1.1400	1.1800	V
			Trimmed				1.1340	1.1570	1.1800	V
V _{POR_HV}	HV supply power on reset detector	Fall	Untrimmed	Yes	No	Destructive	2.7000	2.8500	3.0000	V
			Trimmed				-	-	-	V
		Rise	Untrimmed				2.7500	2.9000	3.0500	V
			Trimmed				-	-	-	V
V _{LVD_IO_A_LO^{3, 3}}	HV IO_A supply low voltage monitoring - low range	Fall	Untrimmed	Yes	No	Destructive	2.7500	2.9230	3.0950	V
			Trimmed				2.9780	3.0390	3.1000	V
		Rise	Untrimmed				2.7800	2.9530	3.1250	V
			Trimmed				3.0080	3.0690	3.1300	V
V _{LVD_IO_A_HI³}	HV IO_A supply low voltage monitoring - high range	Fall	Trimmed	No	Yes	Destructive	Disabled at Start			
							4.0600	4.151	4.2400	V
		Rise	Trimmed				Disabled at Start			
							4.1150	4.2010	4.3000	V

Table continues on the next page...

Table 9. Voltage monitor electrical characteristics (continued)

Symbol	Parameter	State	Conditions	Configuration			Threshold			Unit
				Power Up ¹	Mask Opt ^{2, 2}	Reset Type	Min	Typ	Max	V
V _{LVD_LV_PD2_cold}	LV supply low voltage monitoring, detecting at the device pin	Fall	Untrimmed	No	Yes	Functional	Disabled at Start			
			Trimmed				1.1400	1.1550	1.1750	V
		Rise	Untrimmed				Disabled at Start			
			Trimmed				1.1600	1.1750	1.1950	V

1. All monitors that are active at power-up will gate the power up recovery and prevent exit from POWERUP phase until the minimum level is crossed. These monitors can in some cases be masked during normal device operation, but when active will always generate a destructive reset.
2. Voltage monitors marked as non maskable are essential for device operation and hence cannot be masked.
3. There is no voltage monitoring on the V_{DD_HV_ADC0}, V_{DD_HV_ADC1}, V_{DD_HV_B} and V_{DD_HV_C} I/O segments. For applications requiring monitoring of these segments, either connect these to V_{DD_HV_A} at the PCB level or monitor externally.

4.5 Supply current characteristics

Current consumption data is given in the following table. These specifications are design targets and are subject to change per device characterization.

NOTE

The ballast must be chosen in accordance with the ballast transistor supplier operating conditions and recommendations.

Table 10. Current consumption characteristics

Symbol	Parameter	Conditions ¹	Min	Typ	Max	Unit
I _{DD_BODY_12, 3}	RUN Body Mode Profile Operating current	LV supply + HV supply + HV Flash supply + 2 x HV ADC supplies ^{4, 4} T _a = 125°C ^{5, 5} V _{DD_LV} = 1.25 V V _{DD_HV_A} = 5.5V SYS_CLK = 80MHz	—	—	147	mA
		T _a = 105°C	—	—	142	mA
		T _a = 85 °C	—	—	137	mA

Table continues on the next page...

Table 10. Current consumption characteristics (continued)

Symbol	Parameter	Conditions ¹	Min	Typ	Max	Unit
$I_{DD_HV_ADC_REF}$ ^{10, 11, 11}	ADC REF Operating current	$T_a = 125\text{ }^{\circ}\text{C}$ ⁵ 2 ADCs operating at 80 MHz $V_{DD_HV_ADC_REF} = 5.5\text{ V}$	—	200	400	μA
		$T_a = 105\text{ }^{\circ}\text{C}$ 2 ADCs operating at 80 MHz $V_{DD_HV_ADC_REF} = 5.5\text{ V}$	—	200	—	
		$T_a = 85\text{ }^{\circ}\text{C}$ 2 ADCs operating at 80 MHz $V_{DD_HV_ADC_REF} = 5.5\text{ V}$	—	200	—	
		$T_a = 25\text{ }^{\circ}\text{C}$ 2 ADCs operating at 80 MHz $V_{DD_HV_ADC_REF} = 3.6\text{ V}$	—	200	—	
$I_{DD_HV_ADCx}$ ¹¹	ADC HV Operating current	$T_a = 125\text{ }^{\circ}\text{C}$ ⁵ ADC operating at 80 MHz $V_{DD_HV_ADC} = 5.5\text{ V}$	—	1.2	2	mA
		$T_a = 25\text{ }^{\circ}\text{C}$ ADC operating at 80 MHz $V_{DD_HV_ADC} = 3.6\text{ V}$	—	1	2	
$I_{DD_HV_FLASH}$ ¹²	Flash Operating current during read access	$T_a = 125\text{ }^{\circ}\text{C}$ ⁵ 3.3 V supplies 160 MHz frequency	—	40	45	mA
		$T_a = 105\text{ }^{\circ}\text{C}$ 3.3 V supplies 160 MHz frequency	—	40	45	
		$T_a = 85\text{ }^{\circ}\text{C}$ 3.3 V supplies 160 MHz frequency	—	40	45	

- The content of the Conditions column identifies the components that draw the specific current.
- Single e200Z4 core cache disabled @80 MHz, no FlexRay, no ENET, 2 x CAN, 8 LINFlexD, 2 SPI, ADC0 and 1 used constantly, no HSM, Memory: 2M flash, 128K RAM RUN mode, Clocks: FIRC on, XOSC, PLL on, SIRC on for TOD, no 32KHz crystal (TOD runs off SIRC).
- Recommended Transistors:MJD31 @ 85°C, 105°C and 125°C. In case of internal ballast mode, it is expected that the external ballast is not mounted and BAL_SELECT_INT pin is tied to VDD_HV_A supply on board. Internal ballast can be used for all use cases with current consumption upto 150mA
- The power consumption does not consider the dynamic current of I/Os
- $T_j=150^{\circ}\text{C}$. Assumes $T_a=125^{\circ}\text{C}$
 - Assumes maximum θ_{JA} of 2s2p board. See [Thermal attributes](#)
- e200Z4 core, 160MHz, cache enabled; e200Z2 core , 80MHz, no FlexRay, no ENET, 7 CAN, 16 LINFlexD, 4 SPI, 1x ADC used constantly, includes HSM at start-up / periodic use, Memory: 3M flash, 256K RAM, Clocks: FIRC on, XOSC on, PLL on, SIRC on, no 32KHz crystal
- e200Z4 core, 120MHz, cache enabled; e200Z2 core, 60MHz; no FlexRay, no ENET, 7 CAN, 16 LINFlexD, 4 SPI, 1x ADC used constantly, includes HSM at start-up / periodic use, Memory: 3M flash, 128K RAM, Clocks: FIRC on, XOSC on, PLL on, SIRC on, no 32KHz crystal

5.2 DC electrical specifications @ 3.3V Range

Table 15. DC electrical specifications @ 3.3V Range

Symbol	Parameter	Value		Unit
		Min	Max	
Vih (pad_i_hv)	Pad_I_HV Input Buffer High Voltage	$0.72 \cdot VDD_HV_x$	$VDD_HV_x + 0.3$	V
Vil (pad_i_hv)	Pad_I_HV Input Buffer Low Voltage	$VDD_HV_x - 0.3$	$0.45 \cdot VDD_HV_x$	V
Vhys (pad_i_hv)	Pad_I_HV Input Buffer Hysteresis	$0.11 \cdot VDD_HV_x$		V
Vih_hys	CMOS Input Buffer High Voltage (with hysteresis enabled)	$0.67 \cdot VDD_HV_x$	$VDD_HV_x + 0.3$	V
Vil_hys	CMOS Input Buffer Low Voltage (with hysteresis enabled)	$VDD_HV_x - 0.3$	$0.35 \cdot VDD_HV_x$	V
Vih	CMOS Input Buffer High Voltage (with hysteresis disabled)	$0.57 \cdot VDD_HV_x^{1,1}$	$VDD_HV_x^{1,1} + 0.3$	V
Vil	CMOS Input Buffer Low Voltage (with hysteresis disabled)	$VDD_HV_x - 0.3$	$0.4 \cdot VDD_HV_x^{1,1}$	V
Vhys	CMOS Input Buffer Hysteresis	$0.09 \cdot VDD_HV_x^{1,1}$		V
Pull_IH (pad_i_hv)	Weak Pullup Current ^{2,2} Low	15		μA
Pull_IH (pad_i_hv)	Weak Pullup Current ^{3,3} High		55	μA
Pull_IL (pad_i_hv)	Weak Pulldown Current ³ Low	28		μA
Pull_IL (pad_i_hv)	Weak Pulldown Current ² High		85	μA
Pull_Ioh	Weak Pullup Current ⁴	15	50	μA
Pull_Iol	Weak Pulldown Current ⁵	15	50	μA
Iinact_d	Digital Pad Input Leakage Current (weak pull inactive)	-2.5	2.5	μA
Voh	Output High Voltage ⁶	$0.8 \cdot VDD_HV_x^{1,1}$	—	V
Vol	Output Low Voltage ⁷ Output Low Voltage ⁸	—	$0.2 \cdot VDD_HV_x^{1,1}$ $0.1 \cdot VDD_HV_x$	V
Ioh_f	Full drive Ioh ^{9,9} (SIUL2_MSCRn.SRC[1:0] = 11)	18	70	mA
Iol_f	Full drive Iol ⁹ (SIUL2_MSCRn.SRC[1:0] = 11)	21	120	mA
Ioh_h	Half drive Ioh ⁹ (SIUL2_MSCRn.SRC[1:0] = 10)	9	35	mA
Iol_h	Half drive Iol ⁹ (SIUL2_MSCRn.SRC[1:0] = 10)	10.5	60	mA

1. $VDD_HV_x = VDD_HV_A, VDD_HV_B, VDD_HV_C$

2. Measured when $pad = 0.69 \cdot VDD_HV_x$

3. Measured when $pad = 0.49 \cdot VDD_HV_x$

4. Measured when $pad = 0$ V

5. Measured when $pad = VDD_HV_x$

6. Measured when pad is sourcing 2 mA

7. Measured when pad is sinking 2 mA

8. Measured when pad is sinking 1.5 mA

9. Ioh/Iol is derived from spice simulations. These values are NOT guaranteed by test.

Table 17. DC electrical specifications @ 5 V Range (continued)

Symbol	Parameter	Value		Unit
		Min	Max	
Vil (pad_i_hv)	pad_i_hv Input Buffer Low Voltage	$VDD_HV_x - 0.3$	$0.45 \cdot VDD_HV_x$	V
Vhys (pad_i_hv)	pad_i_hv Input Buffer Hysteresis	$0.09 \cdot VDD_HV_x$		V
Vih_hys	CMOS Input Buffer High Voltage (with hysteresis enabled)	$0.65 \cdot VDD_HV_x$	$VDD_HV_x + 0.3$	V
Vil_hys	CMOS Input Buffer Low Voltage (with hysteresis enabled)	$VDD_HV_x - 0.3$	$0.35 \cdot VDD_HV_x$	V
Vih	CMOS Input Buffer High Voltage (with hysteresis disabled)	$0.55 \cdot VDD_HV_x^{1,1}$	$VDD_HV_x^{1,1} + 0.3$	V
Vil	CMOS Input Buffer Low Voltage (with hysteresis disabled)	$VDD_HV_x - 0.3$	$0.40 \cdot VDD_HV_x^{1,1}$	V
Vhys	CMOS Input Buffer Hysteresis	$0.09 \cdot VDD_HV_x^{1,1}$		V
Pull_IIH (pad_i_hv)	Weak Pullup Current ^{2,2} Low	23		μA
Pull_IIH (pad_i_hv)	Weak Pullup Current ^{3,3} High		82	μA
Pull_IIL (pad_i_hv)	Weak Pulldown Current ³ Low	40		μA
Pull_IIL (pad_i_hv)	Weak Pulldown Current ² High		130	μA
Pull_Ioh	Weak Pullup Current ⁴	30	80	μA
Pull_Iol	Weak Pulldown Current ⁵	30	80	μA
Iinact_d	Digital Pad Input Leakage Current (weak pull inactive)	-2.5	2.5	μA
Voh	Output High Voltage ⁶	$0.8 \cdot VDD_HV_x^{1,1}$	—	V
Vol	Output Low Voltage ⁷ Output Low Voltage ⁸	—	$0.2 \cdot VDD_HV_x$ $0.1 \cdot VDD_HV_x$	V
Ioh_f	Full drive Ioh ^{9,9} (SIUL2_MSCRn.SRC[1:0] = 11)	18	70	mA
Iol_f	Full drive Iol ⁹ (SIUL2_MSCRn.SRC[1:0] = 11)	21	120	mA
Ioh_h	Half drive Ioh ⁹ (SIUL2_MSCRn.SRC[1:0] = 10)	9	35	mA
Iol_h	Half drive Iol ⁹ (SIUL2_MSCRn.SRC[1:0] = 10)	10.5	60	mA

1. $VDD_HV_x = VDD_HV_A, VDD_HV_B, VDD_HV_C$

2. Measured when pad = $0.69 \cdot VDD_HV_x$

3. Measured when pad = $0.49 \cdot VDD_HV_x$

4. Measured when pad = 0 V

5. Measured when pad = VDD_HV_x

6. Measured when pad is sourcing 2 mA

7. Measured when pad is sinking 2 mA

8. Measured when pad is sinking 1.5 mA

9. Ioh/Iol is derived from spice simulations. These values are NOT guaranteed by test.

5.5 Reset pad electrical characteristics

The device implements a dedicated bidirectional RESET pin.

Table 18. Functional reset pad electrical specifications (continued)

Symbol	Parameter	Conditions	Value			Unit
			Min	Typ	Max	
V_{HYS}	CMOS Input Buffer hysteresis	—	300	—	—	mV
V_{DD_POR}	Minimum supply for strong pull-down activation	—	—	—	1.2	V
I_{OL_R}	Strong pull-down current ^{1, 1}	Device under power-on reset $V_{DD_HV_A} = V_{DD_POR}$ $V_{OL} = 0.35 \times V_{DD_HV_A}$	0.2	—	—	mA
		Device under power-on reset $V_{DD_HV_A} = V_{DD_POR}$ $V_{OL} = 0.35 \times V_{DD_HV_IO}$	11	—	—	mA
W_{FRST}	RESET input filtered pulse	—	—	—	500	ns
W_{NFRST}	RESET input not filtered pulse	—	2000	—	—	ns
I_{WPUL}	Weak pull-up current absolute value	RESET pin $V_{IN} = V_{DD}$	23	—	82	μA

1. Strong pull-down is active on PHASE0, PHASE1, PHASE2, and the beginning of PHASE3 for RESET.

5.6 PORST electrical specifications

Table 19. PORST electrical specifications

Symbol	Parameter	Value			Unit
		Min	Typ	Max	
W_{FPORST}	PORST input filtered pulse	—	—	200	ns
$W_{NFPORST}$	PORST input not filtered pulse	1000	—	—	ns
V_{IH}	Input high level	0.65 x $V_{DD_HV_A}$	—	—	V
V_{IL}	Input low level	—	—	0.35 x $V_{DD_HV_A}$	V

6 Peripheral operating requirements and behaviours

6.1 Analog

6.1.1 ADC electrical specifications

The device provides a 12-bit Successive Approximation Register (SAR) Analog-to-Digital Converter.

6.1.1.1 Input equivalent circuit and ADC conversion characteristics




Figure 6. Input equivalent circuit

NOTE

The ADC performance specifications are not guaranteed if two ADCs simultaneously sample the same shared channel.

Table 20. ADC conversion characteristics (for 12-bit)

Symbol	Parameter	Conditions	Min	Typ ¹	Max	Unit
f_{CK}	ADC Clock frequency (depends on ADC configuration) (The duty cycle depends on AD_CK ² frequency)	—	15.2	80	80	MHz
f_s	Sampling frequency	80 MHz	—	—	1.00	MHz
t_{sample}	Sample time ³	80 MHz @ 100 ohm source impedance	250	—	—	ns
t_{conv}	Conversion time ⁴	80 MHz	700	—	—	ns
t_{total_conv}	Total Conversion time $t_{sample} + t_{conv}$ (for standard and extended channels)	80 MHz	1.5 ⁵	—	—	μs
	Total Conversion time $t_{sample} + t_{conv}$ (for precision channels)		1	—	—	
$C_S^{6, 6}$	ADC input sampling capacitance	—	—	3	5	pF
C_{P1}^6	ADC input pin capacitance 1	—	—	—	5	pF
C_{P2}^6	ADC input pin capacitance 2	—	—	—	0.8	pF
R_{SW1}^6	Internal resistance of analog source	V_{REF} range = 4.5 to 5.5 V	—	—	0.3	k Ω
		V_{REF} range = 3.15 to 3.6 V	—	—	875	Ω

Table continues on the next page...

Table 20. ADC conversion characteristics (for 12-bit) (continued)

Symbol	Parameter	Conditions	Min	Typ ¹	Max	Unit
R_{AD}^6	Internal resistance of analog source	—	—	—	825	Ω
INL	Integral non-linearity (precise channel)	—	–2	—	2	LSB
INL	Integral non-linearity (standard channel)	—	–3	—	3	LSB
DNL	Differential non-linearity	—	–1	—	1	LSB
OFS	Offset error	—	–6	—	6	LSB
GNE	Gain error	—	–4	—	4	LSB
ADC Analog Pad (pad going to one ADC)	Max leakage (precision channel)	150 °C	—	—	250	nA
	Max leakage (standard channel)	150 °C	—	—	2500	nA
	Max leakage (standard channel)	105 °C T_A	—	5	250	nA
	Max positive/negative injection		–5	—	5	mA
$TUE_{\text{precision channels}}$	Total unadjusted error for precision channels	Without current injection	–6	+/-4	6	LSB
		With current injection ^{7, 7}		+/-5		LSB
$TUE_{\text{standard/extended channels}}$	Total unadjusted error for standard/extended channels	Without current injection	–8	+/-6	8	LSB
		With current injection ⁷		+/-8		LSB
t_{recovery}	STOP mode to Run mode recovery time				< 1	μs

1. Active ADC input, $V_{inA} < [\min(ADC_VrefH, ADC_ADV, VDD_HV_IOx)]$. VDD_HV_IOx refers to I/O segment supply voltage. Violation of this condition would lead to degradation of ADC performance. Please refer to Table: 'Absolute maximum ratings' to avoid damage. Refer to Table: 'Recommended operating conditions ($VDD_HV_x = 3.3\text{ V}$)' for required relation between IO_supply_A,B,C and ADC_Supply .
2. The internally generated clock (known as AD_clk or $ADCK$) could be same as the peripheral clock or half of the peripheral clock based on register configuration in the ADC.
3. During the sample time the input capacitance C_S can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t_{sample} . After the end of the sample time t_{sample} , changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t_{sample} depend on programming.
4. This parameter does not include the sample time t_{sample} , but only the time for determining the digital result and the time to load the result register with the conversion result.
5. Apart from t_{sample} and t_{conv} , few cycles are used up in ADC digital interface and hence the overall throughput from the ADC is lower.
6. See Figure 6.
7. Current injection condition for ADC channels is defined for an inactive ADC channel (on which conversion is NOT being performed), and this occurs when voltage on the ADC pin exceeds the I/O supply or ground. However, absolute maximum voltage spec on pad input (V_{INA} , see Table: Absolute maximum ratings) must be honored to meet TUE spec quoted here

Table 21. ADC conversion characteristics (for 10-bit)

Symbol	Parameter	Conditions	Min	Typ ¹	Max	Unit
f_{CK}	ADC Clock frequency (depends on ADC configuration) (The duty cycle depends on AD_CK^2 frequency.)	—	15.2	80	80	MHz
f_s	Sampling frequency	—	—	—	1.00	MHz
t_{sample}	Sample time ³	80 MHz @ 100 ohm source impedance	275	—	—	ns

Table continues on the next page...




Figure 7. Oscillator connections scheme

Table 23. Main oscillator electrical characteristics

Symbol	Parameter	Mode	Conditions	Min	Typ	Max	Unit
f_{XOSCHS}	Oscillator frequency	FSP/LCP		8		40	MHz
$g_{mXOSCHS}$	Driver Transconductance	LCP			23		mA/V
		FSP			33		
V_{XOSCHS}	Oscillation Amplitude	LCP ^{1, 2, 1, 2}	8 MHz		1.0		V_{PP}
			16 MHz		1.0		
			40 MHz		0.8		
$T_{XOSCHSSU}$	Startup time	FSP/LCP ¹	8 MHz		2		ms
			16 MHz		1		
			40 MHz		0.5		

Table continues on the next page...

Table 31. Flash memory Array Integrity and Margin Read specifications (continued)

Symbol	Characteristic	Min	Typical	Max ^{1, 1}	Units ^{2, 2}
tai256kseq	Array Integrity time for sequential sequence on 256 KB block.	—	—	8192 x Tperiod x Nread	—
t _{mr16kseq}	Margin Read time for sequential sequence on 16 KB block.	73.81	—	110.7	μs
t _{mr32kseq}	Margin Read time for sequential sequence on 32 KB block.	128.43	—	192.6	μs
t _{mr64kseq}	Margin Read time for sequential sequence on 64 KB block.	237.65	—	356.5	μs
t _{mr256kseq}	Margin Read time for sequential sequence on 256 KB block.	893.01	—	1,339.5	μs

1. Array Integrity times need to be calculated and is dependent on system frequency and number of clocks per read. The equation presented require Tperiod (which is the unit accurate period, thus for 200 MHz, Tperiod would equal 5e-9) and Nread (which is the number of clocks required for read, including pipeline contribution. Thus for a read setup that requires 6 clocks to read with no pipeline, Nread would equal 6. For a read setup that requires 6 clocks to read, and has the address pipeline set to 2, Nread would equal 4 (or 6 - 2).)
2. The units for Array Integrity are determined by the period of the system clock. If unit accurate period is used in the equation, the results of the equation are also unit accurate.

6.3.3 Flash memory module life specifications


Table 32. Flash memory module life specifications

Symbol	Characteristic	Conditions	Min	Typical	Units
Array P/E cycles	Number of program/erase cycles per block for 16 KB, 32 KB and 64 KB blocks. ^{1, 1}	—	250,000	—	P/E cycles
	Number of program/erase cycles per block for 256 KB blocks. ^{2, 2}	—	1,000	250,000	P/E cycles
Data retention	Minimum data retention.	Blocks with 0 - 1,000 P/E cycles.	50	—	Years
		Blocks with 100,000 P/E cycles.	20	—	Years
		Blocks with 250,000 P/E cycles.	10	—	Years

1. Program and erase supported across standard temperature specs.
2. Program and erase supported across standard temperature specs.

6.3.4 Data retention vs program/erase cycles

Graphically, Data Retention versus Program/Erase Cycles can be represented by the following figure. The spec window represents qualified limits. The extrapolated dotted line demonstrates technology capability, however is beyond the qualification limits.



6.3.5 Flash memory AC timing specifications

Table 33. Flash memory AC timing specifications

Symbol	Characteristic	Min	Typical	Max	Units
t_{psus}	Time from setting the MCR-PSUS bit until MCR-DONE bit is set to a 1.	—	9.4 plus four system clock periods	11.5 plus four system clock periods	μs
t_{esus}	Time from setting the MCR-ESUS bit until MCR-DONE bit is set to a 1.	—	16 plus four system clock periods	20.8 plus four system clock periods	μs
t_{res}	Time from clearing the MCR-ESUS or PSUS bit with EHV = 1 until DONE goes low.	—	—	100	ns
t_{done}	Time from 0 to 1 transition on the MCR-EHV bit initiating a program/erase until the MCR-DONE bit is cleared.	—	—	5	ns
t_{dones}	Time from 1 to 0 transition on the MCR-EHV bit aborting a program/erase until the MCR-DONE bit is set to a 1.	—	16 plus four system clock periods	20.8 plus four system clock periods	μs

Table continues on the next page...




Figure 14. DSPI modified transfer format timing – slave, CPHA = 0




Figure 15. DSPI modified transfer format timing — slave, CPHA = 1




Figure 16. DSPI PCS strobe (PCSS) timing




Figure 27. JTAG boundary scan timing

6.5.2 Nexus timing

Table 46. Nexus debug port timing ¹

No.	Symbol	Parameter	Condition s	Min	Max	Unit
1	t_{MCYC}	MCKO Cycle Time	—	15.6	—	ns
2	t_{MDC}	MCKO Duty Cycle	—	40	60	%
3	t_{MDOV}	MCKO Low to MDO, MSEO, EVTO Data Valid ²	—	-0.1	0.25	t_{MCYC}
4	t_{EVTIPW}	EVTI Pulse Width	—	4	—	t_{TCYC}
5	t_{EVTOPW}	EVTO Pulse Width	—	1	—	t_{MCYC}
6	t_{TCYC}	TCK Cycle Time ³	—	62.5	—	ns
7	t_{TDC}	TCK Duty Cycle	—	40	60	%
8	t_{NTDIS} , t_{NTMSS}	TDI, TMS Data Setup Time	—	8	—	ns

Table continues on the next page...

Board type	Symbol	Description	324 MAPBGA	Unit	Notes
—	$R_{\theta JB}$	Thermal resistance, junction to board	16.8	°C/W	44
—	$R_{\theta JC}$	Thermal resistance, junction to case	7.4	°C/W	55
—	Ψ_{JT}	Thermal characterization parameter, junction to package top natural convection	0.2	°C/W	66
—	Ψ_{JB}	Thermal characterization parameter, junction to package bottom natural convection	7.3	°C/W	77

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per JEDEC JESD51-2 with the single layer board horizontal. Board meets JESD51-9 specification.
3. Per JEDEC JESD51-6 with the board horizontal
4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.
7. Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

Board type	Symbol	Description	256 MAPBGA	Unit	Notes
Single-layer (1s)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	42.6	°C/W	11, 22
Four-layer (2s2p)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	26.0	°C/W	1,2,33
Single-layer (1s)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	31.0	°C/W	1,3
Four-layer (2s2p)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	21.3	°C/W	1,3
—	$R_{\theta JB}$	Thermal resistance, junction to board	12.8	°C/W	44

Table continues on the next page...

Table 51. Revision History (continued)

Rev. No.	Date	Substantial Changes
		• In section, Thermal attributes • Added table for 100 MAPBGA • In section Obtaining package dimensions • Updated package details for 100 MAPBGA
		• Editorial updates throughout including correction of various module names.

Table continues on the next page...

Table 51. Revision History (continued)

Rev. No.	Date	Substantial Changes
Rev 4	9 March 2016	- In section, Voltage regulator electrical characteristics - In table, Voltage regulator electrical specifications: - Updated the footnote on $V_{DD_HV_BALLAST}$
Rev 5	27 February 2017	- In Family Comparison section: - Updated the "MPC5746C Family Comparison" table. - added "NVM Memory Map 1", "NVM Memory Map 2", and "RAM Memory Map" tables. - Updated the product version, flash memory size and optional fields information in Ordering Information section. - In Recommended Operating Conditions section, removed the note related to additional crossover current. - VDD_HV_C row added in "Voltage regulator electrical specifications" table in Voltage regulator electrical characteristics section. - In Voltage Monitor Electrical Characteristics section, updated the "Trimmed" Fall and Rise specs of VHVD_LV_cold parameter in "Voltage Monitor Electrical Characteristics" table. - In AC Electrical Specifications: 3.3 V Range section, changed the occurrences of "ipp_sre[1:0]" to "SIUL2_MSCRn.SRC[1:0]" in the table. - In DC Electrical Specifications: 3.3 V Range section, changed the occurrences of "ipp_sre[1:0]" to "SIUL2_MSCRn.SRC[1:0]" and updated "Vol min and max" values in the table. - In AC Electrical Specifications: 5 V Range section, changed the occurrences of "ipp_sre[1:0]" to "SIUL2_MSCRn.SRC[1:0]" in the table. - In DC Electrical Specifications: 5 V Range section, changed the occurrences of "ipp_sre[1:0]" to "SIUL2_MSCRn.SRC[1:0]" and updated "Vol min and max" values in the table. - In "Flash memory AC timing specifications" table in Flash memory AC timing specifications section: - Updated the "t_{psus}" typ value from 7 us to 9.4 us. - Updated the "t_{psus}" max value from 9.1 us to 11.5 us. - Added "Continuous SCK Timing" table in DSPI timing section. - Added "ADC pad leakage" at 105°C TA conditions in "ADC conversion characteristics (for 12-bit)" table in ADC electrical specifications section. - In "STANDBY Current consumption characteristics" table in Supply current characteristics section: - Updated the Typ and max values of IDD Standby current. - Added IDD Standby3 current spec for FIRC ON. - Removed IVDDHV and IVDDLX specs in 16 MHz RC Oscillator electrical specifications section. - Added Reset Sequence section, with Reset Sequence Duration, BAF execution duration section, and Reset Sequence Distribution as its sub-sections.

Table continues on the next page...