



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	e200z2, e200z4
Core Size	32-Bit Dual-Core
Speed	80MHz/160MHz
Connectivity	CANbus, Ethernet, I ² C, LINbus, SAI, SPI, USB, USB OTG
Peripherals	DMA, LVD, POR, WDT
Number of I/O	178
Program Memory Size	3MB (3M × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 80x10b, 64x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	256-LBGA
Supplier Device Package	256-MAPPBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5746csk1mmj6r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.2 Ordering Information

Example	Code	PC 57	4	6	С	Ş	К0	М	MJ	6	R
·	Qualification Status								1	1	1
	Power Architecture										
	Automotive Platform										
	Core Version										
Flas	sh Size (core dependent)										
	Product										
Optional fields											
	Fab and mask indicator										
	Temperature spec.										
	Package Code]		
	CPU Frequency										
R = Ta	pe & Reel (blank if Tray)										
	Due due 6 Manual au		-				D -	- 1	0		
Qualification Status	Product version	Fab and i	nask v Sab	versic	on indi	icator	Pa	CKage		ED	
S = Automotive qualified	B = Single core	#(0,1,etc.) = Version of the maskset, like rev. 0=0N65H			MJ = 256 MAPBGA MN = 324 MAPBGA						
	C = Dual core										
PC = Power Architecture		maeneeu,					Μ	H = 10	OMAPB	GA	
Automotive Platform		Temperat	ure sp	bec.			СР	U Fre	quency		
57 = Power Architecture in 55nm	Omtion of tiolds	C = -40.C	to +85	5.C Ta			2 =	- 74 0	nerates	unto	120 MHz
	Optional fields	V = -40.C	to +10)5.C T	a		6-	74 01	nerates	unto	160 MHz
Core Version	Blank = No optional feature	M = -40.C	to +12	25.0	a		0 -		sciales	upto	100 1012
4 = e200z4 Core version (highest	S = HSM (Security Module)										
cores)	F = CAN FD										
,	B = HSM + CAN FD						Sh	ipping	Metho	d	
Flash Memory Size	R = 512K RAM						H =	= lape	and ree		
4 = 1.5 MB	T = HSM + 512K RAM						Dia		lay		
5 = 2 MB	G* = CAN FD + 512K RAM										
6 = 3 MB	H* = HSM + CAN FD + 512K RAM										
	[•] G and H for 5746 B/C only										
Note: Not all part number con	nbinations are available as produ	ction produ	ıct								
		enon prout									

4 General

4.1 Absolute maximum ratings

NOTE

Functional operating conditions appear in the DC electrical characteristics. Absolute maximum ratings are stress ratings only, and functional operation at the maximum values is not guaranteed. See footnotes in Table 5 for specific conditions

4.2 **Recommended operating conditions**

The following table describes the operating conditions for the device, and for which all specifications in the data sheet are valid, except where explicitly noted. The device operating conditions must not be exceeded in order to guarantee proper operation and reliability. The ranges in this table are design targets and actual data may vary in the given range.

NOTE

- For normal device operations, all supplies must be within operating range corresponding to the range mentioned in following tables. This is required even if some of the features are not used.
- If VDD_HV_A is in 3.3V range, VDD_HV_FLA should be externally supplied using a 3.3V source. If VDD_HV_A is in 3.3V range, VDD_HV_FLA should be shorted to VDD_HV_A.
- VDD_HV_A, VDD_HV_B and VDD_HV_C are all independent supplies and can each be set to 3.3V or 5V. The following tables: 'Recommended operating conditions (VDD_HV_x = 3.3 V)' and table 'Recommended operating conditions (VDD_HV_x = 5 V)' specify their ranges when configured in 3.3V or 5V respectively.

Symbol	Parameter	Conditions ¹	Min ²	Max	Unit
V _{DD_HV_A}	HV IO supply voltage	_	3.15	3.6	V
V _{DD_HV_B}					
V _{DD_HV_C}					
V _{DD_HV_FLA} ³	HV flash supply voltage		3.15	3.6	V
V _{DD_HV_ADC1_REF}	HV ADC1 high reference voltage		3.0	5.5	V
V _{DD_HV_ADC0} V _{DD_HV_ADC1}	HV ADC supply voltage	_	max(VDD_H V_A,VDD_H V_B,VDD_H V_C) - 0.05	3.6	V
V _{SS_HV_ADC0} V _{SS_HV_ADC1}	HV ADC supply ground	-	-0.1	0.1	V
V _{DD_LV} ^{4, 5}	Core supply voltage	—	1.2	1.32	V
V _{IN1_CMP_REF} ^{6, 7}	Analog Comparator DAC reference voltage	_	3.15	3.6	V
I _{INJPAD}	Injected input current on any pin during overload condition	—	-3.0	3.0	mA

Table 6. Recommended operating conditions ($V_{DD_HV_x} = 3.3 V$)

Table continues on the next page...

General

Symbol	Parameter	State	Conditions	Configuration			Threshold			Unit
				Power Up	Mask Opt ^{2, 2}	Reset Type	Min	Тур	Max	v
V _{LVD_LV_PD}	VD_LV_PD LV supply low voltage	Fall	Untrimmed	No	Yes	Function	Disabled	at Start		
2_cold		voltage	voltage	ge Trimmed			al	1.1400	1.1550	1.1750
de	detecting at the	Rise	Untrimmed				Disabled at Start			
	device pin		Trimmed				1.1600	1.1750	1.1950	V

 Table 9. Voltage monitor electrical characteristics (continued)

1. All monitors that are active at power-up will gate the power up recovery and prevent exit from POWERUP phase until the minimum level is crossed. These monitors can in some cases be masked during normal device operation, but when active will always generate a destructive reset.

2. Voltage monitors marked as non maskable are essential for device operation and hence cannot be masked.

3. There is no voltage monitoring on the V_{DD_HV_ADC0}, V_{DD_HV_ADC1}, V_{DD_HV_B} and V_{DD_HV_C} I/O segments. For applications requiring monitoring of these segments, either connect these to V_{DD_HV_A} at the PCB level or monitor externally.

4.5 Supply current characteristics

Current consumption data is given in the following table. These specifications are design targets and are subject to change per device characterization.

NOTE

The ballast must be chosen in accordance with the ballast transistor supplier operating conditions and recommendations.

Symbol	Parameter	Conditions ¹	Min	Тур	Мах	Unit
I _{DD_BODY_1}	RUN Body Mode Profile Operating current	LV supply + HV supply + HV Flash supply +	_	_	147	mA
_, 0		2 x HV ADC supplies ^{4, 4}				
		T _a = 125°C ^{5, 5}				
		V _{DD_LV} = 1.25 V				
		VDD_HV_A = 5.5V				
		SYS_CLK = 80MHz				
		T _a = 105°C	—	—	142	mA
		T _a = 85 °C	_	—	137	mA

 Table 10.
 Current consumption characteristics

Table continues on the next page...

General

Symbol	Parameter	Conditions ¹	Min	Тур	Max	Unit
STANDBY2	STANDBY with	T _a = 25 °C	_	75	_	μA
	128K RAM	T _a = 85 °C	—	155	730	
		T _a = 105 °C	—	255	1350	
		$T_a = 125 \ ^{\circ}C^{2}$	—	396	2600	
STANDBY3	STANDBY with 256K RAM	$T_a = 25 \text{ °C}$	—	80	_	μA
		T _a = 85 °C	—	180	800	
		T _a = 105 °C	—	290	1425	
		$T_{a} = 125 \ ^{\circ}C^{2}$	—	465	2900	
STANDBY3	FIRC ON	T _a = 25 °C	—	500	—	μA

Table 12. STANDBY Current consumption characteristics (continued)

1. The content of the Conditions column identifies the components that draw the specific current.

 Assuming Ta=Tj, as the device is in static (fully clock gated) mode. Assumes maximum θJA of 2s2p board. SeeThermal attributes

4.6 Electrostatic discharge (ESD) characteristics

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts \times (n + 1) supply pin). This test conforms to the AEC-Q100-002/-003/-011 standard.

NOTE

A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Symbol	Parameter	Conditions ¹	Class	Max value ²	Unit
V _{ESD(HBM)}	Electrostatic discharge	T _A = 25 °C	H1C	2000	V
	(Human Body Model)	conforming to AEC- Q100-002			
V _{ESD(CDM)}	Electrostatic discharge	T _A = 25 °C	C3A	500	V
	(Charged Device Model)	conforming to AEC- Q100-011		750 (corners)	

Table 13. ESD ratings

1. All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

2. Data based on characterization results, not tested in production.

I/O parameters









Table 18.	Functional reset	pad electrical s	pecifications
-----------	------------------	------------------	---------------

Symbol	Parameter	Conditions	Value			Unit
			Min	Тур	Мах	
V _{IH}	CMOS Input Buffer High Voltage	—	0.65*V _D	_	V _{DD_HV_x}	V
			D_HV_x		+0.3	
VIL	CMOS Input Buffer Low Voltage	—	V _{DD_HV_}	—	0.35*V _{DD_HV}	V
			_x -0.3		_x	

Table continues on the next page...

Peripheral operating requirements and behaviours

Symbol	Parameter	Conditions		Val	ue	Unit
			Min	Тур	Max	1
V _{HYS}	CMOS Input Buffer hysterisis	—	300	—	—	mV
V _{DD_POR}	Minimum supply for strong pull-down activation	—	_	-	1.2	V
I _{OL_R}	Strong pull-down current ^{1, 1}	Device under power-on reset	0.2	—	-	mA
		$V_{DD_HV_A} = V_{DD_POR}$				
		$V_{OL} = 0.35^* V_{DD_HV_A}$				
		Device under power-on reset	11	—	-	mA
		$V_{DD_HV_A} = V_{DD_POR}$				
		$V_{OL} = 0.35^* V_{DD_HV_IO}$				
W _{FRST}	RESET input filtered pulse	—	—	—	500	ns
W _{NFRST}	RESET input not filtered pulse		2000	_	_	ns
ll _{WPU} l	Weak pull-up current absolute value	RESET pin V _{IN} = V _{DD}	23	_	82	μA

 Table 18.
 Functional reset pad electrical specifications (continued)

1. Strong pull-down is active on PHASE0, PHASE1, PHASE2, and the beginning of PHASE3 for RESET.

5.6 PORST electrical specifications

Table 19. PORST electrical specifications

Symbol	Parameter		Unit		
		Min	Тур	Max	1
W _{FPORST}	PORST input filtered pulse	_	_	200	ns
W _{NFPORST}	PORST input not filtered pulse	1000	_	—	ns
V _{IH}	Input high level	0.65 x V _{DD_HV_A}	_	—	V
V _{IL}	Input low level		_	0.35 x V _{DD_HV_A}	V

6 Peripheral operating requirements and behaviours

6.1 Analog

6.1.1 ADC electrical specifications

The device provides a 12-bit Successive Approximation Register (SAR) Analog-to-Digital Converter.



Figure 5. ADC characteristics and error definitions

Analog

6.1.1.1 Input equivalent circuit and ADC conversion characteristics



Figure 6. Input equivalent circuit

NOTE

The ADC performance specifications are not guaranteed if two ADCs simultaneously sample the same shared channel.

Table 20. ADC conversion characteristics (for 12-bit)

Symbol	Parameter	Conditions	Min	Typ ¹	Max	Unit
f _{CK}	ADC Clock frequency (depends on ADC configuration) (The duty cycle depends on AD_CK ² frequency)	—	15.2	80	80	MHz
f _s	Sampling frequency	80 MHz	—	—	1.00	MHz
t _{sample}	Sample time ³	80 MHz@ 100 ohm source impedance	250	—	—	ns
t _{conv}	Conversion time ⁴	80 MHz	700	—	—	ns
t _{total_conv}	Total Conversion time t _{sample} + t _{conv} (for standard and extended channels)	80 MHz	1.5 ⁵	_	_	μs
	Total Conversion time t _{sample} + t _{conv} (for precision channels)		1	—	—	
C _S ^{6, 6}	ADC input sampling capacitance	—	_	3	5	pF
C _{P1} ⁶	ADC input pin capacitance 1	—		—	5	pF
C _{P2} ⁶	ADC input pin capacitance 2	—	_	—	0.8	pF
R _{SW1} ⁶	Internal resistance of analog	V_{REF} range = 4.5 to 5.5 V		_	0.3	kΩ
	source	V_{REF} range = 3.15 to 3.6 V			875	Ω

Table continues on the next page...

Symbol	Parameter	Conditions	Min	Typ ¹	Max	Unit
t _{conv}	Conversion time ⁴	80 MHz	550	—	—	ns
t _{total_conv}	Total Conversion time tsample + tconv (for standard channels)	80 MHz	1			μs
	Total Conversion time tsample + tconv (for extended channels)		1.5	_		
C _S ⁵	ADC input sampling capacitance	—	_	3	5	pF
C _{P1} ⁵	ADC input pin capacitance 1	—	_	—	5	pF
C _{P2} ⁵	ADC input pin capacitance 2	—		—	0.8	pF
R _{SW1} ⁵	Internal resistance of analog	V_{REF} range = 4.5 to 5.5 V	_	—	0.3	kΩ
	source	V_{REF} range = 3.15 to 3.6 V	_	—	875	Ω
R _{AD} ⁵	Internal resistance of analog source	_	_	_	825	Ω
INL	Integral non-linearity	—	-2	—	2	LSB
DNL	Differential non-linearity	—	-1	—	1	LSB
OFS	Offset error	—	-4	—	4	LSB
GNE	Gain error	—	-4	—	4	LSB
ADC Analog Pad	Max leakage (standard channel)	150 °C		—	2500	nA
(pad going to one	Max positive/negative injection		-5	—	5	mA
	Max leakage (standard channel)	105 °C _{TA}		5	250	nA
TUE _{standard/extended}	Total unadjusted error for standard	Without current injection	-4	+/-3	4	LSB
channels	channels	With current injection ⁶		+/-4		LSB
t _{recovery}	STOP mode to Run mode recovery time				< 1	μs

 Table 21. ADC conversion characteristics (for 10-bit) (continued)

- Active ADC Input, VinA < [min(ADC_ADV, IO_Supply_A,B,C)]. Violation of this condition would lead to degradation of ADC performance. Please refer to Table: 'Absolute maximum ratings' to avoid damage. Refer to Table: 'Recommended operating conditions' for required relation between IO_supply_A, B, C and ADC_Supply.
- 2. The internally generated clock (known as AD_clk or ADCK) could be same as the peripheral clock or half of the peripheral clock based on register configuration in the ADC.
- During the sample time the input capacitance C_S can be charged/discharged by the external source. The internal
 resistance of the analog source must allow the capacitance to reach its final voltage level within t_{sample}. After the end of the
 sample time t_{sample}, changes of the analog input voltage have no effect on the conversion result. Values for the sample
 clock t_{sample} depend on programming.
- 4. This parameter does not include the sample time t_{sample}, but only the time for determining the digital result and the time to load the result register with the conversion result.
- 5. See Figure 65
- 6. Current injection condition for ADC channels is defined for an inactive ADC channel (on which conversion is NOT being performed), and this occurs when voltage on the ADC pin exceeds the I/O supply or ground. However, absolute maximum voltage spec on pad input (VINA, see Table: Absolute maximum ratings) must be honored to meet TUE spec quoted here

NOTE

The above start up time of 1 us is equivalent to 16 cycles of 16 MHz.

6.2.4 128 KHz Internal RC oscillator Electrical specifications Table 26. 128 KHz Internal RC oscillator electrical specifications

Symbol	Parameter	Condition	Min	Тур	Max	Unit
F _{oscu} ¹	Oscillator frequency	Calibrated	119	128	136.5	KHz
	Temperature dependence				600	ppm/C
	Supply dependence				18	%/V
	Supply current	Clock running			2.75	μΑ
		Clock stopped			200	nA

1. Vdd=1.2 V, 1.32V, T_a=-40 C, 125 C

6.2.5 PLL electrical specifications

Table 27. PLL electrical specifications

Parameter	Min	Тур	Max	Unit	Comments
Input Frequency	8		40	MHz	
VCO Frequency Range	600		1280	MHz	
Duty Cycle at pllclkout	48%		52%		This specification is guaranteed at PLL IP boundary
Period Jitter			See Table 28	ps	NON SSCG mode
TIE			See Table 28		at 960 M Integrated over 1MHz offset not valid in SSCG mode
Modulation Depth (Center Spread)	+/- 0.25%		+/- 3.0%		
Modulation Frequency			32	KHz	
Lock Time			60	μs	Calibration mode

Table 28. Jitter calculation

Type of jitter	Jitter due to Supply Noise (ps) J _{SN} ¹	Jitter due to Fractional Mode (ps) J _{SDM} ²	Jitter due to Fractional Mode J _{SSCG} (ps) ³	1 Sigma Random Jitter J _{RJ} (ps) ⁴	Total Period Jitter (ps)
Period Jitter	60 ps	3% of pllclkout1,2	Modulation depth	0.1% of pllclkout1,2	+/-(J_{SN} + J_{SDM} + J_{SSCG} + $N^{[4]}$ × J_{RJ})

Table continues on the next page...

Symbol	Characteristic ¹	Typ ²	Fac Progran	tory nming ^{3, 4}	Field Update		Unit	
			Initial Max	Initial Max, Full Temp	Typical End of Life ⁵	Lifeti	me Max ⁶	
			20°C ≤T _A ≤30°C	-40°C ≤T _J ≤150°C	-40°C ≤T _J ≤150°C	≤ 1,000 cycles	≤ 250,000 cycles	
t _{dwpgm}	Doubleword (64 bits) program time	43	100	150	55	500		μs
t _{ppgm}	Page (256 bits) program time	73	200	300	108	500		μs
t _{qppgm}	Quad-page (1024 bits) program time	268	800	1,200	396	2,000		μs
t _{16kers}	16 KB Block erase time	168	290	320	250	1,000		ms
t _{16kpgm}	16 KB Block program time	34	45	50	40	1,000		ms
t _{32kers}	32 KB Block erase time	217	360	390	310	1,200		ms
t _{32kpgm}	32 KB Block program time	69	100	110	90	1,200		ms
t _{64kers}	64 KB Block erase time	315	490	590	420	1,600		ms
t _{64kpgm}	64 KB Block program time	138	180	210	170	1,600		ms
t _{256kers}	256 KB Block erase time	884	1,520	2,030	1,080	4,000	_	ms
t _{256kpgm}	256 KB Block program time	552	720	880	650	4,000	_	ms

Table 30. Flash memory program and erase specifications

1. Program times are actual hardware programming times and do not include software overhead. Block program times assume quad-page programming.

2. Typical program and erase times represent the median performance and assume nominal supply values and operation at 25 °C. Typical program and erase times may be used for throughput calculations.

3. Conditions: \leq 150 cycles, nominal voltage.

- 4. Plant Programing times provide guidance for timeout limits used in the factory.
- 5. Typical End of Life program and erase times represent the median performance and assume nominal supply values. Typical End of Life program and erase values may be used for throughput calculations.
- 6. Conditions: $-40^{\circ}C \le T_J \le 150^{\circ}C$, full spec voltage.

6.3.2 Flash memory Array Integrity and Margin Read specifications Table 31. Flash memory Array Integrity and Margin Read specifications

Symbol	Characteristic	Min	Typical	Max ^{1, 1}	Units 2, 2
t _{ai16kseq}	Array Integrity time for sequential sequence on 16 KB block.		_	512 x Tperiod x Nread	
t _{ai32kseq}	Array Integrity time for sequential sequence on 32 KB block.	_	_	1024 x Tperiod x Nread	_
t _{ai64kseq}	Array Integrity time for sequential sequence on 64 KB block.	_	_	2048 x Tperiod x Nread	

Table continues on the next page ...

Symbol	Characteristic	Min	Typical	Max	Units
t _{drcv}	Time to recover once exiting low power mode.	16 plus seven system clock periods.	_	45 plus seven system clock periods	μs
t _{aistart}	Time from 0 to 1 transition of UT0-AIE initiating a Margin Read or Array Integrity until the UT0-AID bit is cleared. This time also applies to the resuming from a suspend or breakpoint by clearing AISUS or clearing NAIBP			5	ns
t _{aistop}	Time from 1 to 0 transition of UT0-AIE initiating an Array Integrity abort until the UT0-AID bit is set. This time also applies to the UT0-AISUS to UT0-AID setting in the event of a Array Integrity suspend request.	_	_	80 plus fifteen system clock periods	ns
t _{mrstop}	Time from 1 to 0 transition of UT0-AIE initiating a Margin Read abort until the UT0-AID bit is set. This time also applies to the UT0-AISUS to UT0-AID setting in the event of a Margin Read suspend request.	10.36 plus four system clock periods	_	20.42 plus four system clock periods	μs

 Table 33.
 Flash memory AC timing specifications (continued)

6.3.6 Flash read wait state and address pipeline control settings

The following table describes the recommended RWSC and APC settings at various operating frequencies based on specified intrinsic flash access times of the flash module controller array at 125 °C.

 Table 34.
 Flash Read Wait State and Address Pipeline Control Combinations

Flash frequency	RWSC setting	APC setting
0 MHz < fFlash <= 33 MHz	0	0
33 MHz < fFlash <= 100 MHz	2	1
100 MHz < fFlash <= 133 MHz	3	1
133 MHz < fFlash <= 160 MHz	4	1

No	Symbol	Parameter	Conditions	High Speed Mode		low Spe	ed mode	Unit
				Min	Мах	Min	Мах	
12	t _{HO}	Data hold time for outputs	Master (MTFE = 0)	NA	_	-2	_	ns
			Slave	4	—	6	—	
			Master (MTFE = 1, CPHA = 0)	-2	—	10 ¹	—	
			Master (MTFE = 1, CPHA = 1)	-2		-2	—	

Table 35. DSPI electrical specifications (continued)

1. SMPL_PTR should be set to 1

NOTE

Restriction For High Speed modes

- DSPI2, DSPI3, SPI1 and SPI2 will support 40MHz Master mode SCK
- DSPI2, DSPI3, SPI1 and SPI2 will support 25MHz Slave SCK frequency
- Only one {SIN,SOUT and SCK} group per DSPI/SPI will support high frequency mode
- For Master mode MTFE will be 1 for high speed mode
- For high speed slaves, their master have to be in MTFE=1 mode or should be able to support 15ns tSUO delay

NOTE

For numbers shown in the following figures, see Table 35

Table 36.	Continuous	SCK	timing
-----------	------------	-----	--------

Spec	Characteristics	Pad Drive/Load	Value	
			Min	Мах
tSCK	SCK cycle timing	strong/50 pF	100 ns	-
-	PCS valid after SCK	strong/50 pF	-	15 ns
-	PCS valid after SCK	strong/50 pF	-4 ns	-

Table 37.	DSPI high	speed	mode	l/Os
-----------	-----------	-------	------	------

DSPI	High speed SCK	High speed SIN	High speed SOUT
DSPI2	GPIO[78]	GPIO[76]	GPIO[77]
DSPI3	GPIO[100]	GPIO[101]	GPIO[98]
SPI1	GPIO[173]	GPIO[175]	GPIO[176]
SPI2	GPIO[79]	GPIO[110]	GPIO[111]

1. All parameters specified for VDD_HV_IOx = 3.3 V -5%, +±10%, TJ = -40 oC / 150 oC.

6.4.3 Ethernet switching specifications

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

6.4.3.1 MII signal switching specifications

The following timing specs meet the requirements for MII style interfaces for a range of transceiver devices.

Symbol	Description	Min.	Max.	Unit
—	RXCLK frequency	—	25	MHz
MII1	RXCLK pulse width high	35%	65%	RXCLK
				period
MII2	RXCLK pulse width low	35%	65%	RXCLK
				period
MII3	RXD[3:0], RXDV, RXER to RXCLK setup	5	—	ns
MII4	RXCLK to RXD[3:0], RXDV, RXER hold	5	—	ns
—	TXCLK frequency	_	25	MHz
MII5	TXCLK pulse width high	35%	65%	TXCLK
				period
MII6	TXCLK pulse width low	35%	65%	TXCLK
				period
MII7	TXCLK to TXD[3:0], TXEN, TXER invalid	2	_	ns
MII8	TXCLK to TXD[3:0], TXEN, TXER valid		25	ns

Table 41. MII signal switching specifications



Figure 21. RMII/MII transmit signal timing diagram



Figure 22. RMII/MII receive signal timing diagram

6.4.3.2 RMII signal switching specifications

The following timing specs meet the requirements for RMII style interfaces for a range of transceiver devices.

Num	Description	Min.	Max.	Unit
_	EXTAL frequency (RMII input clock RMII_CLK)	—	50	MHz
RMII1	RMII_CLK pulse width high	35%	65%	RMII_CLK period
RMII2	RMII_CLK pulse width low	35%	65%	RMII_CLK period
RMII3	RXD[1:0], CRS_DV, RXER to RMII_CLK setup	4	_	ns
RMII4	RMII_CLK to RXD[1:0], CRS_DV, RXER hold	2		ns
RMII7	RMII_CLK to TXD[1:0], TXEN invalid	4	_	ns
RMII8	RMII_CLK to TXD[1:0], TXEN valid	—	15	ns

 Table 42. RMII signal switching specifications

6.4.4 SAI electrical specifications

All timing requirements are specified relative to the clock period or to the minimum allowed clock period of a device

no	Parameter	Va	Unit	
		Min	Max	
	Operating Voltage	2.7	3.6	V
S1	SAI_MCLK cycle time	40	-	ns

Table 43. Master mode SAI Timing

Table continues on the next page...

No	Parameter	Value		Unit
		Min	Max	
S15	SAI_BCLK to SAI_TXD/SAI_FS output valid	-	28	ns
S16	SAI_BCLK to SAI_TXD/SAI_FS output invalid	0	-	ns
S17	SAI_RXD setup before SAI_BCLK	10	-	ns
S18	SAI_RXD hold after SAI_BCLK	2	-	ns

Table 44. Slave mode SAI Timing (continued)



Figure 24. Slave mode SAI Timing

6.5 Debug specifications

6.5.1 JTAG interface timing

Table 45. JTAG pin AC electrical characteristics ¹

#	Symbol	Characteristic	Min	Мах	Unit
1	t _{JCYC}	TCK Cycle Time ^{2, 2}	62.5	—	ns
2	t _{JDC}	TCK Clock Pulse Width	40	60	%
3	t _{TCKRISE}	TCK Rise and Fall Times (40% - 70%)	—	3	ns
4	t _{TMSS} , t _{TDIS}	TMS, TDI Data Setup Time	5	_	ns
5	t _{TMSH} , t _{TDIH}	TMS, TDI Data Hold Time	5		ns
6	t _{TDOV}	TCK Low to TDO Data Valid	—	20 ^{3, 3}	ns
7	t _{TDOI}	TCK Low to TDO Data Invalid	0	_	ns
8	t _{TDOHZ}	TCK Low to TDO High Impedance		15	ns
11	t _{BSDV}	TCK Falling Edge to Output Valid		600 ^{4, 4}	ns

Table continues on the next page ...





Figure 27. JTAG boundary scan timing

6.5.2 Nexus timing

Table 46. Nexus debug port timing 1

No.	Symbol	Parameter	Condition	Min	Max	Unit
			S			
1	t _{MCYC}	MCKO Cycle Time		15.6		ns
2	t _{MDC}	MCKO Duty Cycle	—	40	60	%
3	t _{MDOV}	MCKO Low to MDO, MSEO, EVTO Data Valid ²	—	-0.1	0.25	tMCYC
4	t _{EVTIPW}	EVTI Pulse Width	—	4	_	tTCYC
5	t _{EVTOPW}	EVTO Pulse Width	—	1	—	tMCYC
6	t _{TCYC}	TCK Cycle Time ³	—	62.5	—	ns
7	t _{TDC}	TCK Duty Cycle	—	40	60	%
8	t _{NTDIS} , t _{NTMSS}	TDI, TMS Data Setup Time	_	8		ns

Table continues on the next page...

Debug specifications



Figure 30. Nexus TDI, TMS, TDO timing

6.5.3 WKPU/NMI timing

Table 47. WKPU/NMI glitch filter

No.	Symbol	Parameter	Min	Тур	Max	Unit
1	W _{FNMI}	NMI pulse width that is rejected	—	—	20	ns
2	W _{NFNMI} D	NMI pulse width that is passed	400	_	—	ns

Reset sequence















Figure 35. Functional reset sequence long



Figure 36. Functional reset sequence short

The reset sequences shown in Figure 35 and Figure 36 are triggered by functional reset events. RESET_B is driven low during these two reset sequences only if the corresponding functional reset source (which triggered the reset sequence) was enabled to drive RESET_B low for the duration of the internal reset sequence. See the RGM_FBRE register in the device reference manual for more information.

11 Revision History

11.1 Revision History

The following table provides a revision history for this document.

Rev. No.	Date	Substantial Changes	
Rev 1	14 March 2013	Initial Release	

Table continues on the next page...