



Welcome to E-XFL.COM

Understanding [Embedded - Microcontroller, Microprocessor, FPGA Modules](#)

Embedded - Microcontroller, Microprocessor, and FPGA Modules are fundamental components in modern electronic systems, offering a wide range of functionalities and capabilities. Microcontrollers are compact integrated circuits designed to execute specific control tasks within an embedded system. They typically include a processor, memory, and input/output peripherals on a single chip. Microprocessors, on the other hand, are more powerful processing units used in complex computing tasks, often requiring external memory and peripherals. FPGAs (Field Programmable Gate Arrays) are highly flexible devices that can be configured by the user to perform specific logic functions, making them invaluable in applications requiring customization and adaptability.

Applications of [Embedded - Microcontroller,](#)

Details

Product Status	Obsolete
Module/Board Type	MCU, Ethernet Core
Core Processor	eZ80F91
Co-Processor	-
Speed	50MHz
Flash Size	256KB
RAM Size	16KB (Internal), 128KB (External)
Connector Type	Mini-Headers 2x56
Size / Dimension	2" x 1.9" (50.8mm x 48.3mm)
Operating Temperature	0°C ~ 70°C
Purchase URL	https://www.e-xfl.com/product-detail/zilog/ez80f916005modg



eZ80F916005MODG

eZ80F91 Mini Enet Module for eZ80Acclaim*Plus!*[™]

Product Specification

PS027103-0810



Warning: DO NOT USE IN LIFE SUPPORT

LIFE SUPPORT POLICY

ZILOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZILOG CORPORATION.

As used herein

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

Document Disclaimer

©2010 by Zilog, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering.

Z80, eZ80, and eZ80Acclaim*Plus!* are trademarks or registered trademarks of Zilog, Inc. All other product or service names are the property of their respective owners.

Revision History

Each instance in Revision History reflects a change to this document from its previous revision. For more details, refer to the corresponding pages and appropriate links in the table below.

Date	Revision Level	Description	Page Number
August 2010	03	Updated paragraph.	14
August 2008	02	Updated Figure 4	12
		Updated Symbols for Pin Nos. 9, 28, and 34 in Table 1	5
		Updated Symbol for Pin No. 21 in Table 2	8
July 2007	01	Original issue	All

Table of Contents

eZ80F91 Mini Enet Module for eZ80AcclaimPlus!™	1
Module Features	1
eZ80AcclaimPlus!™ Connectivity ASSP Features	2
Block Diagram	3
Pin Description	4
Mini Module Connector J1 – Peripheral Bus	4
Mini Module Connector J2 – I/O Ports	7
Onboard Component Description	10
I/O Connector	10
Peripheral Bus Connector	10
Ethernet PHY and RJ45 Connector	10
Ethernet LEDs	10
5 MHz Clock	10
Memory	11
IrDA Transceiver	11
Serial Interface Ports	11
Physical Dimensions	12
Absolute Maximum Ratings	13
Schematics	14
Customer Support	16

eZ80F91 Mini Enet Module for eZ80AcclaimPlus!TM

Zilog's eZ80F91 Mini Enet Module for eZ80AcclaimPlus!TM family is a compact, high-performance Ethernet module specially designed for the rapid development and deployment of embedded systems requiring remote control and Internet/Intranet connectivity.

This expandable module is powered by the eZ80F91—Zilog's latest Ethernet controller, featuring a power-efficient, high-speed, optimized pipeline architecture. This Application Specific Standard Product (ASSP) is a member of Zilog's new eZ80AcclaimPlus! family products.

The eZ80F91 is a high-speed plus single-cycle instruction-fetch device, which can operate with a clock speed of 50 MHz. It can operate in Z80[®]-compatible addressing mode (64 KB) or full 24-bit addressing mode (16 MB).

The rich peripheral set of the eZ80F91 Mini Enet Module makes it suitable for a variety of applications, including industrial control, IrDA connectivity, communication, security, automation, point-of-sale terminals, and embedded networking applications.

Module Features

The module features include:

- Factory-default 5 MHz crystal oscillator input, 50 MHz maximum operating speed via PLL
- 10/100 BaseT Ethernet PHY with RJ45 connector
- 128 KB external high-speed SRAM
- 256 KB on-chip Flash memory
- 8 KB on-chip SRAM
- Real-Time Clock (RTC) support
- I/O connector provides 32 general-purpose 5 V-tolerant I/O pinouts
- On-board connector provides I/O bus for external peripheral connections (IRQ, \overline{CS} , 24 address, 8 data)
- Connection to the eZ80AcclaimPlus! Development Platform via two 56-pin mini-headers
- Small footprint 50 mm x 47.5 mm
- 3.3 V power supply
- Standard operating temperature range: 0 °C to +70 °C

eZ80AcclaimPlus!™ Connectivity ASSP Features

The features of eZ80F91 include:

- Built-in embedded 256 KB of Flash memory and 16 KB SRAM (8 KB user and 8 KB Ethernet)
- Single-cycle instruction fetch, high-performance, pipelined eZ80® CPU core
- 10/100 Mbps Ethernet MAC with 8 KB frame buffer
- Low power features including SLEEP mode, HALT mode, and selective peripheral power-down control
- Two UARTs with independent baud rate generators and support for 9-bit operation
- SPI with independent clock generator
- I²C with independent clock generator
- Infrared Data Association (IrDA)-compliant infrared encoder/decoder
- DMA-like eZ80 instructions for efficient block data transfer
- External interface with 4 chip selects, individual wait state generators, and an external WAIT input pin—supports Intel- and Motorola-style buses
- Flexible-priority vectored interrupts (both internal and external) and interrupt controller
- Real-time clock with on-chip 32 kHz oscillator, selectable 50/60 Hz input, and separate V_{DD} pin for battery backup
- Four 16-bit Counter/Timers with prescalers and direct input/output drive
- Watchdog Timer
- 32 bits of general-purpose input/output (GPIO)
- JTAG and ZDI debug interfaces
- 144-pin BGA package
- 3.0 V–3.6 V supply voltage with 5 V tolerant inputs
- Standard operating temperature range: 0 °C to +70 °C

Block Diagram

Figure 1 displays the block diagram of eZ80F91 Mini Enet Module for eZ80AcclaimPlus!TM.




Figure 1. eZ80F91 Mini Enet Module for eZ80AcclaimPlus!TM Block Diagram

Pin Description

Mini Module Connector J1 – Peripheral Bus

Figure 2 displays the pin layout of the 56-pin Peripheral Bus Connector (J1) of the eZ80F91 Mini Enet Module for eZ80AcclaimPlus!™. The eZ80F91 Mini Enet Module is designed to connect to end-user applications via connectors J1 and J2, where the entire system bus and I/O port signals are available. The module is also compatible with Zilog’s eZ80F91 Modular Development System (eZ80F910200KITG). Table 1 lists the pins and their functions.




Figure 2. eZ80F91 Mini Enet Module Peripheral Bus Mini Connector Pin Configuration—J1

► **Note:** All signals with an overline are active Low. For example, B/\overline{W} , for which WORD is active Low, and \overline{B}/W , for which BYTE is active Low.

Table 1. eZ80Acclaim! Development Platform Peripheral Bus Connector J1 Identification^{1,2}

Pin No	Symbol	Signal Direction	Active Level	eZ80F91 Signal	Note
3	A6	Bidirectional	n/a	Yes	
4	A0	Bidirectional	n/a	Yes	
5	A7	Bidirectional	n/a	Yes	
6	A2	Bidirectional	n/a	Yes	
7	A8	Bidirectional	n/a	Yes	
8	A1	Bidirectional	n/a	Yes	
9	A10	Bidirectional	n/a	Yes	
10	A3	Bidirectional	n/a	Yes	
13	\overline{RD}	Output	Low	Yes	
14	D5	Bidirectional	n/a	Yes	
15	D1	Bidirectional	n/a	Yes	
16	D4	Bidirectional	n/a	Yes	
17	D0	Bidirectional	n/a	Yes	
18	D2	Bidirectional	n/a	Yes	
19	A17	Bidirectional	n/a	Yes	
20	D6	Bidirectional	n/a	Yes	
23	A19	Bidirectional	n/a	Yes	
24	A18	Bidirectional	n/a	Yes	
25	A21	Bidirectional	n/a	Yes	
26	A20	Bidirectional	n/a	Yes	
27	A23	Bidirectional	n/a	Yes	
28	A22	Output	Low	Yes	
29	$\overline{CS3}$	Output	Low	Yes	
33	$\overline{F91_WE}$	Input	Low	No	Jumper on board

Table 1. eZ80Acclaim! Development Platform Peripheral Bus Connector J1 Identification^{1,2} (Continued)

Pin No	Symbol	Signal Direction	Active Level	eZ80F91 Signal	Note
34	$\overline{\text{CS2}}$	Output	Low	Yes	
35	D3	Bidirectional	n/a	Yes	
36	RTC_V _{DD}	Input	n/a	Yes	
39	D7	Bidirectional	n/a	Yes	
40	$\overline{\text{HALT_SLP}}$	Output	Low	Yes	
41	A13	Bidirectional	n/a	Yes	
42	$\overline{\text{WR}}$	Output	Low	Yes	
43	A12	Bidirectional	n/a	Yes	
44	A11	Bidirectional	n/a	Yes	
45	A14	Bidirectional	n/a	Yes	
46	A9	Bidirectional	n/a	Yes	
49	A16	Bidirectional	n/a	Yes	
50	A5	Bidirectional	n/a	Yes	
51	A15	Bidirectional	n/a	Yes	
52	A4	Bidirectional	n/a	Yes	

Notes

1. For the sake of simplicity in describing the interface, Power and Ground nets are omitted from this table. The entire interface is represented in the eZ80F91 Mini Enet Module schematics (see [Figure 5](#) on page 14 and [Figure 6](#) on page 15).
2. Additional note: external capacitive loads on RD, WR, IORQ, MREQ, D0–D7 and A0–A23 should be below 10 pF to satisfy the timing requirements for the eZ80® CPU. All unused inputs should be pulled to either V_{DD} or GND, depending on their inactive levels to reduce power consumption and to reduce noise sensitivity. To prevent EMI, the EZ80CLK output can be deactivated via software in the eZ80F91's Peripheral Power-Down Register.

Mini Module Connector J2 – I/O Ports

Figure 3 displays the pin layout of the 56-pin I/O Connector (J2) of the eZ80F91 Mini Enet Module for eZ80AcclaimPlus!™. The eZ80F91 Mini Enet Module is designed to connect to end-user applications via connectors J1 and J2, where the entire system bus and I/O port signals are available. The module is also compatible with eZ80F91 Modular Development System (eZ80F910200KITG). Table 2 lists the pins and their functions.




Figure 3. eZ80F91 Mini Enet Module I/O Mini Module Connector Pin Configuration—J2

Table 2. eZ80AcclaimPlus!™ Development Platform I/O Mini-Module Connector J2 Identification¹

Pin No	Symbol	Signal Direction	Active Level	eZ80F91 Signal ²
1	PA3	Bidirectional	n/a	Yes
2	PA4	Bidirectional	n/a	Yes
3	PA7	Bidirectional	n/a	Yes
4	PA5	Bidirectional	n/a	Yes
5	PB5	Bidirectional	n/a	Yes
6	PA0	Bidirectional	n/a	Yes
7	PB6	Bidirectional	n/a	Yes
8	PA1	Bidirectional	n/a	Yes
10	EZ80CLK	Output	n/a	Yes
11	PB1	Bidirectional	n/a	Yes
12	PB7	Bidirectional	n/a	Yes
13	PC4	Bidirectional	n/a	Yes
14	PB3	Bidirectional	n/a	Yes
15	PA6	Bidirectional	n/a	Yes
16	PC7	Bidirectional	n/a	Yes
17	PB4	Bidirectional	n/a	Yes
18	PA2	Bidirectional	n/a	Yes
21	PB2	Bidirectional	n/a	Yes
22	PB0	Bidirectional	n/a	Yes
23	PC6	Bidirectional	n/a	Yes
24	PC5	Bidirectional	n/a	Yes
25	PC3	Bidirectional	n/a	Yes
26	PC1	Bidirectional	n/a	Yes
27	PC2	Bidirectional	n/a	Yes
28	PC0	Bidirectional	n/a	Yes
31	TMS	Input	n/a	Yes
32	PD7	Bidirectional	n/a	Yes
33	PD6	Bidirectional	n/a	Yes

Table 2. eZ80AcclaimPlus!™ Development Platform I/O Mini-Module Connector J2 Identification¹ (Continued)

Pin No	Symbol	Signal Direction	Active Level	eZ80F91 Signal ²
34	PD5	Bidirectional	n/a	Yes
35	PD3	Bidirectional	n/a	Yes
36	PD4	Bidirectional	n/a	Yes
37	$\overline{\text{TRSTN}}$	Input	Low	Yes
38	TRIGOUT	Output	n/a	Yes
41	TCK	Input	n/a	Yes
42	PD1	Bidirectional	n/a	Yes
43	TDI	Bidirectional	n/a	Yes
44	PD0	Bidirectional	n/a	Yes
45	PD2	Bidirectional	n/a	Yes
46	TDO	Output	n/a	Yes
49	$\overline{\text{DIS_IRDA}}$	Input	Low	No
50	IIC_SCL	I/O	n/a	Yes
51	WAIT	Input	Low	Yes
52	IIC_SDA	I/O	n/a	Yes
53	RST	I/O	Low	Yes
54	NMI	Input	Low	Yes

Notes

1. For the sake of simplicity in describing the interface, Power and Ground nets are omitted from this table. The entire interface is represented in the eZ80F91 Mini Enet Module schematics (see [Figure 5](#) on page 14 and [Figure 6](#) on page 15).
2. The Power and Ground nets are connected directly to the eZ80F91 device.

Onboard Component Description

I/O Connector

The I/O connector features 32 general-purpose 3.3V CMOS I/O pins that can be used as outputs or inputs interfacing to external logic. All I/Os are 5V tolerant. Some of the GPIO pins support dual mode functions (SPI, Timer I/O, UARTs, and bit I/O with edge- or level-triggered interrupt functions on each pin). For more information on eZ80F91 dual modes, refer to *eZ80AcclaimPlus! Connectivity ASSP eZ80F91 ASSP Product Specification (PS0270)*.

Peripheral Bus Connector

The peripheral bus connector features 24 pins that provide access to the eZ80F91 Mini Enet Module address bus and 8 pins that provide access to the module data bus. For more information on eZ80F91 address and data buses, refer to *eZ80AcclaimPlus! Connectivity ASSP eZ80F91 ASSP Product Specification (PS0270)*.

Ethernet PHY and RJ45 Connector

The eZ80F91 Mini Enet Module contains a Micrel KS8721BL 10/100 Ethernet PHY with Media Independent Interface (MII) and a HALO RJ45 with integrated magnetics and two LEDs (transformer and common-mode chokes).

The eZ80F91 Mini Enet Module defaults to 10 Mbps, which works in either a 100 Mbps or a 10 Mbps network. Software can also configure the PHY for 100 Mbps or autosense.

Ethernet LEDs

The Ethernet connection is provided by the HALO RJ45 connector. It contains two green LEDs that are located next to each other on the eZ80F91 Mini Enet Module. When PHY is receiving data, the left LED is ON. When the PHY is transmitting data, the right LED is ON.

5 MHz Clock

The eZ80F91 Mini Enet Module contains a 5 MHz crystal oscillator (Y2) that is multiplied by the phase-locked loop (PLL) in the eZ80F91 ASSP to create a 50 MHz system clock.

Memory

The eZ80F91 ASSP contains 256 KB of internal Flash memory. Additional user memory can be accommodated via the system bus on connectors J1 and J2. To program the on-chip Flash memory, install jumper JP1 on the mini module (see [Table 3](#)).

Table 3. Shunt JP1, eZ80F91 Mini Enet Module for eZ80AcclaimPlus!™

Symbol	Jumper Name	Shunt Status	Function	Affected Device
JP1	F91_WE	In (Default)	On-chip Flash is enabled for writing to boot block.	On-chip Flash
		Out	On-chip Flash memory boot block is write-protected.	On-chip Flash

There is 128 KB of fast SRAM on the eZ80F91 Mini Enet Module for eZ80AcclaimPlus!. Access time is 12 ns, which requires one wait-state access. The eZ80F91 on-chip SRAM can be used with zero wait states.

IrDA Transceiver

The eZ80F91 Mini Enet Module is shipped without an IrDA transceiver installed.

If you install an on-board transceiver, such as the Zilog ZHX1810, it is connected to PD0 (TX), PD1 (RX), and PD2 (Shutdown, IR_SD). The IrDA transceiver is of the LED type 870 nm Class 1.

The IrDA transceiver is accessible via the IrDA controller attached to UART0 on the eZ80F91 device.

To use the UART0 for console or to save power, the transceiver can be disabled by the software or by an off-board signal when using the proper jumper selection. The transceiver is disabled by setting PD2 (IR_SD) High or by pulling the DIS_IRDA pin on the I/O connector Low. The shutdown is used for power savings. To enable the IrDA transceiver, DIS_IRDA is left floating and PD2 is set to Low.

Serial Interface Ports

The eZ80F91 ASSP contains two UARTs with programmable baud rate generators. UART0 is connected to GPIO PD[0:7] on the I/O connector. UART1 is connected to GPIO PC[0:7] on the I/O connector.

► **Note:** Do not connect an RS-232 interface without level shifters. There are no RS232-level shifters on the eZ80F91 Mini Enet Module.

Physical Dimensions

The footprint of the eZ80F91 Mini Enet Module PCB is 2.00 inches by 1.90 inches. See Figure 4 for dimensions and top-layer silkscreen.




Figure 4. Physical Dimensions of eZ80F91 Mini Enet Module

Absolute Maximum Ratings

Stresses greater than those listed in [Table 4](#) can cause permanent damage to the device. These ratings are stress ratings only. Operation of the device at any condition outside those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. For improved reliability, unused inputs should be tied to one of the supply voltages (V_{DD} or V_{SS}).

Table 4. Absolute Maximum Ratings

Parameter	Min	Max	Units
Standard operating temperature	0	+70	°C
Storage temperature	-45	+85	°C
Operating Humidity (RH @ 50 °C)	25%	90%	
Operating Voltage	—	3.6	V

Schematics

Figure 5 and Figure 6 display the layout of the eZ80F91 Mini Enet Module for eZ80AcclaimPlus!. IrDA circuitry devices are not installed on the eZ80F91 Mini Enet Module for eZ80AcclaimPlus!. However, these devices appear in the following schematics for reference purposes. Please see “IrDA Transceiver” on page 11 for additional information.




Figure 5. eZ80F91 Mini Enet Module for eZ80AcclaimPlus!TM Schematic Diagram, #1 of 2—Connectors and Miscellaneous




Figure 6. eZ80F91 Mini Enet Module for the eZ80AcclaimPlus!™ Schematic Diagram, #2 of 2—CPU and PHY

Customer Support

For answers to technical questions about the product, documentation, or any other issues with Zilog's offerings, please visit Zilog's Knowledge Base at <http://www.zilog.com/kb>.

For any comments, detail technical questions, or reporting problems, please visit Zilog's Technical Support at <http://support.zilog.com>.