



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

.	
Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	13
Program Memory Size	896B (512 x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	36 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 6V
Data Converters	A/D 4x8b
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c710-04-ss

NOTES:

3.1 Clocking Scheme/Instruction Cycle

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2.


3.2 <u>Instruction Flow/Pipelining</u>

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g. GOTO) then two cycles are required to complete the instruction (Example 3-1).


A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register" (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).





EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW



All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

FIGURE 4-5: PIC16C711 REGISTER FILE MAP





FIGURE 4-6: PIC16C715 REGISTER FILE MAP

	IVIZ		1
File Address	3		File Address
00h	INDF ⁽¹⁾	INDF ⁽¹⁾	80h
01h	TMR0	OPTION	81h
02h	PCL	PCL	82h
03h	STATUS	STATUS	83h
04h	FSR	FSR	84h
05h	PORTA	TRISA	85h
06h	PORTB	TRISB	86h
07h			87h
08h			88h
09h			89h
0Ah	PCLATH	PCLATH	8Ah
0Bh	INTCON	INTCON	- 8Bh
0Ch	PIR1	PIE1	8Ch
0Dh			8Dh
0Eh		PCON	8Eh
0Fh			8Fh
10h			90h
11h			91h
12h			92h
13h			93h
14h			94h
15h			95h
16h			96h
17h			97h
18h			98h
19h			99h
1Ah			9Ah
1Bh			9Bh
1Ch			9Ch
1Dh			9Dh
1Eh	ADRES		9Eh
1Fh	ADCON0	ADCON1	9Fh
20h			A0h
	General	General	AUII
	Purpose Register	Purpose	
	register	Register	BFh
			C0h
[7
7 5 6			FFh
7Fh	Bank 0	Bank 1	_ ' ' ''
	Jnimplemented dat	a memory locatio	ns, read
a	as '0'.	-	
Note 1: N	Not a physical regis	ter.	

4.3 PCL and PCLATH

The program counter (PC) is 13-bits wide. The low byte comes from the PCL register, which is a readable and writable register. The upper bits (PC<12:8>) are not readable, but are indirectly writable through the PCLATH register. On any reset, the upper bits of the PC will be cleared. Figure 4-14 shows the two situations for the loading of the PC. The upper example in the figure shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in the figure shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 4-14: LOADING OF PC IN DIFFERENT SITUATIONS



4.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256 byte block). Refer to the application note "Implementing a Table Read" (AN556).

4.3.2 STACK

The PIC16CXX family has an 8 level deep x 13-bit wide hardware stack. The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

- **Note 1:** There are no status bits to indicate stack overflow or stack underflow conditions.
- Note 2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW, and RETFIE instructions, or the vectoring to an interrupt address.

4.4 Program Memory Paging

The PIC16C71X devices ignore both paging bits (PCLATH<4:3>, which are used to access program memory when more than one page is available. The use of PCLATH<4:3> as general purpose read/write bits for the PIC16C71X is not recommended since this may affect upward compatibility with future products.

TABLE 5-1: PORTA FUNCTIONS

Name	Bit#	Buffer	Function
RA0/AN0	bit0	TTL	Input/output or analog input
RA1/AN1	bit1	TTL	Input/output or analog input
RA2/AN2	bit2	TTL	Input/output or analog input
RA3/AN3/VREF	bit3	TTL	Input/output or analog input/VREF
RA4/T0CKI	bit4	ST	Input/output or external clock input for Timer0
			Output is open drain type

Legend: TTL = TTL input, ST = Schmitt Trigger input

TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
05h	PORTA	_	_	_	RA4	RA3	RA2	RA1	RA0	x 0000	u 0000
85h	TRISA	_	_	_	PORTA D	Data Direct	tion Registe	1 1111	1 1111		
9Fh	ADCON1	_	_	_	_	_	_	PCFG1	PCFG0	00	00

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

7.4 A/D Conversions

Example 7-2 shows how to perform an A/D conversion. The RA pins are configured as analog inputs. The analog reference (VREF) is the device VDD. The A/D interrupt is enabled, and the A/D conversion clock is FRC. The conversion is performed on the RAO pin (channel 0).

Note: The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The ADRES register will NOT be updated with the partially completed A/D conversion sample. That is, the ADRES register will continue to contain the value of the last completed conversion (or the last value written to the ADRES register). After the A/D conversion is aborted, a 2TAD wait is required before the next acquisition is started. After this 2TAD wait, an acquisition is automatically started on the selected channel.

EXAMPLE 7-2: A/D CONVERSION

```
BSF
          STATUS, RP0
                             ; Select Bank 1
          ADCON1
                             ; Configure A/D inputs
  CLRF
  BCF
          STATUS, RPO
                             ; Select Bank 0
  MOVLW
          0xC1
                              ; RC Clock, A/D is on, Channel 0 is selected
  MOVWF
          ADCON0
          INTCON, ADIE
                              ; Enable A/D Interrupt
  BSF
          INTCON, GIE
  BSF
                              ; Enable all interrupts
Ensure that the required sampling time for the selected input channel has elapsed.
Then the conversion may be started.
  BSF
          ADCON0, GO
                              ; Start A/D Conversion
                              ; The ADIF bit will be set and the GO/DONE bit
                              ; is cleared upon completion of the A/D Conversion.
```

INCFSZ	Increme	nt f, Skip	o if O		IORLW	Inclusiv	e OR Lit	eral with	W
Syntax:	[label]	INCFSZ	Z f,d		Syntax:	[label]	IORLW	k	
Operands:	$0 \le f \le 12$	27			Operands:	$0 \le k \le 2$	55		
	$d \in [0,1]$				Operation:	(W) .OR	$k \to (W)$)	
Operation:	$(f) + 1 \rightarrow$	(dest), s	kip if resu	ult = 0	Status Affected:	Z			
Status Affected:	None				Encoding:	11	1000	kkkk	kkkk
Encoding:	00	1111	dfff	ffff	Description:			W register	
Description:	The conte mented. If in the W re	'd' is 0 the	e result is	placed			_	it bit literal ne W regist	
	placed ba	ck in regis	ster 'f'.		Words:	1			
	executed. executed i	If the resu	ult is 0, a N	IOP is	Cycles:	1			
	instruction		aking it a z	2101	Q Cycle Activity:	Q1	Q2	Q3	Q4
Words: Cycles:	1 1(2)					Decode	Read literal 'k'	Process data	Write to W
•		02	02	04					
Q Cycle Activity:	Q1 Decode	Q2 Read	Q3 Process	Q4 Write to	Example	IORLW	0x35		
	Decode	register	data			Before Ir	nstructior W =	n 0x9A	
		'f'				After Ins		UXSA	
If Skip:	(2nd Cyc						W =	0xBF	
	Q1	Q2	Q3	Q4	1		Z =	1	
	NOP	NOP	NOP	NOP					
Example	HERE CONTIN Before In PC After Inst CNT if CNT	struction = add ruction = CN	LC	ENT, 1					
	PC if CNT PC	- ≠ 0,	dress cont dress here						

TABLE 10-1: DEVELOPMENT TOOLS FROM MICROCHIP

		PIC12C5XX	PIC14000	PIC16C5X	PIC16CXXX	PIC16C6X	PIC16C7XX	PIC16C8X	PIC16C9XX	PIC17C4X	PIC17C75X	24CXX 25CXX 93CXX	HCS200 HCS300 HCS301
roducts	PICMASTER®/ PICMASTER-CE In-Circuit Emulator	>	7	7	,	7	7	7	7	7	Available 3Q97		
Emulator F	ICEPIC Low-Cost In-Circuit Emulator	7		7	7	7	7	7					
	MPLAB™ Integrated Development Environment	>	7	7	7	7	7	7	7	>	>		
slo	MPLAB™ C Compiler	7	7	>	7	>	>	>	>	>	>		
oT əาswito	<i>fuzzy</i> TECH [®] -MP Explorer/Edition Fuzzy Logic Dev. Tool	>	7	7	7	7	7	>	7	7			
3	MP-DriveWay™ Applications Code Generator			7	7	7	7	7		7			
	Total Endurance™ Software Model											7	
	PICSTART® Lite Ultra Low-Cost Dev. Kit			>		7	>	>					
ammers	PICSTART [®] Plus Low-Cost Universal Dev. Kit	>	7	>	>	7	>	>	>	7	>		
Progr	PRO MATE [®] II Universal Programmer	>	>	7	7	7	7	7	7	,	>	7	>
	KEELOQ [®] Programmer												7
	SEEVAL [®] Designers Kit											7	
ards	PICDEM-1			7	7			7		7			
o Bo	PICDEM-2					>	>						
məq	PICDEM-3								7				
	KEELOQ [®] Evaluation Kit												7

FIGURE 11-6: TIMERO EXTERNAL CLOCK TIMINGS




TABLE 11-5: TIMERO EXTERNAL CLOCK REQUIREMENTS

Param No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5Tcy + 20*	_	_	ns	Must also meet
			With Prescaler	10*	_	_	ns	parameter 42
41	Tt0L	T0CKI Low Pulse Width	No Prescaler	0.5Tcy + 20*	_	_	ns	Must also meet
			With Prescaler	10*	_	_	ns	parameter 42
42	Tt0P	T0CKI Period		Greater of: 20 ns or TCY + 40* N	_	_	ns	N = prescale value (2, 4,, 256)
48	Tcke2tmrl	Delay from external clock edge	to timer increment	2Tosc	_	7Tosc	_	

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices | 710 | 71 | 711 | 715 |

FIGURE 12-29: TYPICAL IDD vs. FREQUENCY (HS MODE, 25°C)





FIGURE 12-30: MAXIMUM IDD vs. FREQUENCY (HS MODE, -40°C TO 85°C)



13.5 <u>Timing Diagrams and Specifications</u>

FIGURE 13-2: EXTERNAL CLOCK TIMING




TABLE 13-2: CLOCK TIMING REQUIREMENTS

Parameter	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
No.						_	, ,
	Fos	External CLKIN Frequency	DC	_	4	MHz,	XT-osc mode
		(Note 1)	DC	_	4	MHz '	HS osc mode (PIC16C715-04)
			DC	-	20/\	MHz	HS osc mode (PIC16C715-20)
			DC	_	200	kHz '	LP osc mode
		Oscillator Frequency	DC		4	MHz	RC osc mode
		(Note 1)	0.1		\ A	MHz	XT osc mode
			4	$ $ $\leftarrow \setminus$	\ \ \	MHz	HS osc mode (PIC16C715-04)
			4	<u> </u>	10	MHz	HS osc mode (PIC16C715-10)
			4	1/-/	20	MHz	HS osc mode (PIC16C715-20)
			3	77/	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250		_	ns	XT osc mode
		(Note 1)	250	\ <u>~</u>	_	ns	HS osc mode (PIC16C715-04)
		,	100	\ <u> </u>	_	ns	HS osc mode (PIC16C715-10)
			50	_	_	ns	HS osc mode (PIC16C715-20)
			5	_	_	μs	LP osc mode
		Oscillator Period	250	_	_	ns	RC osc mode
		(Note 1)	250	_	10,000	ns	XT osc mode
			250	_	250	ns	HS osc mode (PIC16C715-04)
	/		100	–	250	ns	HS osc mode (PIC16C715-10)
			50	_	250	ns	HS osc mode (PIC16C715-20)
			5	_	_	μs	LP osc mode
2	TCY	Instruction Cycle Time (Note 1)	200	_	DC	ns	Tcy = 4/Fosc
3//	Ţos Ļ ,	External Clock in (OSC1) High	50	_		ns	XT oscillator
	TosH	or Low Time	2.5	_	_	μs	LP oscillator
			10	<u> </u>	<u> </u>	ns	HS oscillator
4	TosR,	External Clock in (OSC1) Rise	_	_	25	ns	XT oscillator
	ŤósF	or Fall Time	_	–	50	ns	LP oscillator
			_		15	ns	HS oscillator

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices. OSC2 is disconnected (has no loading) for the PIC16C715.

FIGURE 14-3: TYPICAL IPD vs. VDD @ 25°C (WDT ENABLED, RC MODE)




FIGURE 14-4: MAXIMUM IPD vs. VDD (WDT ENABLED, RC MODE)




FIGURE 14-5: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD




FIGURE 14-6: TYPICAL RC OSCILLATOR
FREQUENCY vs. VDD





FIGURE 14-7: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD



Applicable Devices 710 71 711 715

15.1 DC Characteristics: PIC16C71-04 (Commercial, Industrial) PIC16C71-20 (Commercial, Industrial)

DC CH	ARACTERISTICS		Standard Operating Conditions (unless otherwise stated) Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial)					
Param No.	Characteristic	Sym	Min	Typ†	Max	Units	Conditions	
D001 D001A	Supply Voltage	VDD	4.0 4.5	-	6.0 5.5	V	XT, RC and LP osc configuration HS osc configuration	
D002*	RAM Data Retention Voltage (Note 1)	VDR	-	1.5	-	V		
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details	
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details	
D010	Supply Current (Note 2)	IDD	-	1.8	3.3	mA	XT, RC osc configuration FOSC = 4 MHz, VDD = 5.5V (Note 4)	
D013			1	13.5	30	mA	HS osc configuration Fosc = 20 MHz, VDD = 5.5V	
D020 D021 D021A	Power-down Current (Note 3)	IPD	- - -	7 1.0 1.0	28 14 16	μΑ μΑ μΑ	VDD = 4.0V, WDT enabled, -40°C to +85°C VDD = 4.0V, WDT disabled, -0°C to +70°C VDD = 4.0V, WDT disabled, -40°C to +85°C	

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
 - The test conditions for all IDD measurements in active operation mode are:
 - OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD
 - MCLR = VDD; WDT enabled/disabled as specified.
 - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
 - 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

FIGURE 16-12: TYPICAL IDD Vs. FREQ (EXT CLOCK, 25°C)




FIGURE 16-13: MAXIMUM, IDD VS. FREQ (EXT CLOCK, -40° TO +85°C)




FIGURE 16-17: TRANSCONDUCTANCE (gm) OF LP OSCILLATOR vs. VDD




FIGURE 16-18: TRANSCONDUCTANCE (gm) OF XT OSCILLATOR vs. VDD




FIGURE 16-19: IOH VS. VOH, VDD = 3V





FIGURE 16-20: IOH VS. VOH, VDD = 5V



APPENDIX C: WHAT'S NEW

 Consolidated all pin compatible 18-pin A/D based devices into one data sheet.

APPENDIX D: WHAT'S CHANGED

- Minor changes, spelling and grammatical changes.
- 2. Low voltage operation on the PIC16LC710/711/715 has been reduced from 3.0V to 2.5V.
- 3. Part numbers of the PIC16C70 and PIC16C71A have changed to PIC16C710 and PIC16C711, respectively.

RB7:RB4 Port Pins28 INDEX Timer031 Timer0/WDT Prescaler34 Α Watchdog Timer65 A/D BODEN bit48 Accuracy/Error44 ADIF bit39 Brown-out Reset (BOR)53 Analog Input Model Block Diagram40 Analog-to-Digital Converter37 Configuring Analog Port Pins41 Configuring the Interrupt39 C16C71 47 Configuring the Module39 Carry bit7 Connection Considerations44 Conversion Clock41 CHS1 bit37 Conversion Time43 Clocking Scheme10 Conversions42 Code Examples Call of a Subroutine in Page 1 from Page 024 Delays40 Changing Prescaler (Timer0 to WDT)35 Effects of a Reset44 Changing Prescaler (WDT to Timer0)35 Equations40 Doing an A/D Conversion42 Faster Conversion - Lower Resolution Trade-off 43 I/O Programming30 Flowchart of A/D Operation45 Indirect Addressing24 Initializing PORTA25 Internal Sampling Switch (Rss) Impedence40 Initializing PORTB27 Minimum Charging Time40 Saving STATUS and W Registers in RAM64 Operation During Sleep44 Sampling Requirements40 Computed GOTO23 Source Impedence40 Configuration Bits47 Time Delays40 Transfer Function45 CP1 bit48 Absolute Maximum Ratings89, 111, 135 **AC Characteristics** PIC16C710101 DC bit17 PIC16C711101 DC Characteristics 147 ADCON0 Register37 PIC16C710 90, 101 ADCON137 PIC16C711 90, 101 ADCON1 Register14, 37 PIC16C715 113, 125 ADCS0 bit37 Development Tools85 Diagrams - See Block Diagrams ADIF bit21, 37 Digit Carry bit7 Direct Addressing24 ADRES Register 15, 37, 39 Ε ALU7 Application Notes **Electrical Characteristics** AN55227 PIC16C71089 PIC16C71189 AN607, Power-up Trouble Shooting53 PIC16C715 111 External Brown-out Protection Circuit60 Architecture Harvard7 External Power-on Reset Circuit60 Overview 7 F von Neumann7 Family of Devices MPASM Assembler86 PIC16C71X4 В **Block Diagrams** FSR Register 15, 16, 24 Analog Input Model40 Fuzzy Logic Dev. System (fuzzyTECH®-MP)87 PIC16C71X8 RA4/T0CKI Pin25 RB3:RB0 Port Pins27 GO/DONE bit37

RA2/AN2	9	PIC16C711	13
RA3/AN3/VREF	9	PIC16C715	
RA4/T0CKI		Reset Conditions	
RB0/INT		Summary	
RB1		Reset	
RB2		Reset Conditions for Special Registers	
RB3		RP0 bit	
RB4		RP1 bit	
		KFT DIL	17
RB5	-	S	
RB6		CEEVAL® Evaluation and Programming System	07
RB7		SEEVAL® Evaluation and Programming System	01
VDD	-	Services	_
Vss	9	One-Time-Programmable (OTP) Devices	5
Pinout Descriptions		Quick-Turnaround-Production (QTP) Devices	
PIC16C71		Serialized Quick-Turnaround Production (SQTP	,
PIC16C710		Devices	
PIC16C711		SLEEP	,
PIC16C715		Software Simulator (MPLAB™ SIM)	
PIR1 Register		Special Features of the CPU	47
POP	23	Special Function Registers	
POR	,	PIC16C71	
Oscillator Start-up Timer (OST)	,	PIC16C710	
Power Control Register (PCON)	54	PIC16C711	
Power-on Reset (POR)	47, 53, 57, 58	Special Function Registers, Section	14
Power-up Timer (PWRT)	47, 53	Stack	23
Time-out Sequence	54	Overflows	23
Time-out Sequence on Power-up	59	Underflow	23
TO		STATUS Register	17
OR bit		-	
Port RB Interrupt		Т	
PORTA		T0CS bit	18
PORTA Register	·	T0IE bit	19
PORTB		T0IF bit	19
PORTB Register		TAD	41
Power-down Mode (SLEEP)		Timer0	
Prescaler, Switching Between Timer0 and WD		RTCC	57, 58
PRO MATE® II Universal Programmer		Timers	
Program Branches		Timer0	
Program Memory		Block Diagram	31
Paging	23	External Clock	
Program Memory Maps	20	External Clock Timing	
PIC16C71	11	Increment Delay	
PIC16C71		Interrupt	
PIC16C711		Interrupt Timing	
PIC16C715		Prescaler	
Program Verification		Prescaler Block Diagram	34
		Section	
PS0 bit PS1 bit		Switching Prescaler Assignment	
PS2 bit		Synchronization	
		TOCKI	
PSA bit		TOIF	
PUSH	23	Timing	
PWRT		TMR0 Interrupt	
Power-up Timer (PWRT)			03
PWRTE bit	47, 48	Timing Diagrams	104 146
R		A/D Conversion	
· -		Brown-out Reset	-
RBIE bit		CLKOUT and I/O	
RBIF bit	· ·	External Clock Timing	
RBPU bit		Power-up Timer	
RC		Reset	
RC Oscillator		Start-up Timer	
Read-Modify-Write	30	Time-out Sequence	
Register File	12	Timer0 31, 98,	
Registers		Timer0 Interrupt Timing	
Maps		Timer0 with External Clock	
PIC16C71	12	Wake-up from SLEEP through Interrupt	
PIC16C710	12	Watchdog Timer	. 97, 143

Figure 14-6:	Typical RC Oscillator Frequency vs.	126	Figure 16-4:	Typical RC Oscillator Frequency vs.	. 148
Figure 14-7:	Typical RC Oscillator Frequency vs.		Figure 16-5:	Typical Ipd vs. VDD Watchdog Timer Disabled 25°C	
Figure 14-8:	Typical IPD vs. VDD Brown-out Detect Enabled (RC Mode)		Figure 16-6:	Typical Ipd vs. VDD Watchdog Timer Enabled 25°C	
Figure 14-9:	Maximum IPD vs. VDD Brown-out Detect Enabled		Figure 16-7:	Maximum Ipd vs. VDD Watchdog Disabled	
Figure 14-10:	(85°C to -40°C, RC Mode) Typical IPD vs. Timer1 Enabled (32 kHz,	127	Figure 16-8:	Maximum Ipd vs. VDD Watchdog Enabled	
J	RC0/RC1 = 33 pF/33 pF, RC Mode)	127	Figure 16-9:	Vth (Input Threshold Voltage) of	
Figure 14-11:	Maximum IPD vs. Timer1 Enabled (32 kHz, RC0/RC1 = 33 pF/33 pF,		Figure 16-10:	I/O Pins vs. VDDVIH, VIL of MCLR, T0CKI and OSC1	. 149
	85°C to -40°C, RC Mode)	127		(in RC Mode) vs. VDD	. 150
Figure 14-12:	Typical IDD vs. Frequency (RC Mode @ 22 pF, 25°C)	128	Figure 16-11:	VTH (Input Threshold Voltage) of OSC1 Input (in XT, HS, and	
Figure 14-13:	Maximum IDD vs. Frequency			LP Modes) vs. VDD	
Figure 44.44.	(RC Mode @ 22 pF, -40°C to 85°C)	128	Figure 16-12:	Typical IDD vs. Freq (Ext Clock, 25°C)	. 151
Figure 14-14:	Typical IDD vs. Frequency (RC Mode @ 100 pF, 25°C)	120	Figure 16-13:	Maximum, IDD vs. Freq (Ext Clock,	151
Figure 14-15:	Maximum IDD vs. Frequency	129	Figure 16-14:	-40° to +85°C) Maximum IDD vs. Freq with A/D Off	. 151
rigule 14-13.	(RC Mode @ 100 pF, -40°C to 85°C)	129	1 iguie 10-14.	(Ext Clock, -55° to +125°C)	152
Figure 14-16:	Typical IDD vs. Frequency	0	Figure 16-15:	WDT Timer Time-out Period vs. VDD	
3	(RC Mode @ 300 pF, 25°C)	130	Figure 16-16:	Transconductance (gm) of	
Figure 14-17:	Maximum IDD vs. Frequency		•	HS Oscillator vs. VDD	. 152
	(RC Mode @ 300 pF, -40°C to 85°C)	130	Figure 16-17:	Transconductance (gm) of	
Figure 14-18:	Typical IDD vs. Capacitance @ 500 kHz			LP Oscillator vs. VDD	. 153
=	(RC Mode)	131	Figure 16-18:	Transconductance (gm) of	
Figure 14-19:	Transconductance(gm) of	404	Figure 40 40.	XT Oscillator vs. VDD	
Figure 14-20:	HS Oscillator vs. VDD Transconductance(gm) of	131	Figure 16-19: Figure 16-20:	IOH vs. VOH, VDD = 3V IOH vs. VOH, VDD = 5V	
Figure 14-20.	LP Oscillator vs. VDD	131	Figure 16-21:	IOL vs. VOL, VDD = 3V	
Figure 14-21:	Transconductance(gm) of	101	Figure 16-22:	IOL vs. VOL, VDD = 5V	
riguio 14 21.	XT Oscillator vs. VDD	131	rigare to 22.	102 vo. voe, vbb = 0 v	. 10-1
Figure 14-22:	Typical XTAL Startup Time vs.				
J	VDD (LP Mode, 25°C)	132			
Figure 14-23:	Typical XTAL Startup Time vs.				
	VDD (HS Mode, 25°C)	132			
Figure 14-24:	Typical XTAL Startup Time vs.				
	VDD (XT Mode, 25°C)	132			
Figure 14-25:	Typical IDD vs. Frequency				
Fig 44 00:	(LP Mode, 25°C)	133			
Figure 14-26:	Maximum IDD vs. Frequency	122			
Figure 14 27:	(LP Mode, 85°C to -40°C)	133			
rigule 14-27.	Typical IDD vs. Frequency (XT Mode, 25°C)	133			
Figure 14-28:	Maximum IDD vs. Frequency	100			
gaoo.	(XT Mode, -40°C to 85°C)	133			
Figure 14-29:	Typical IDD vs. Frequency				
J	(HS Mode, 25°C)	134			
Figure 14-30:	Maximum IDD vs. Frequency				
	(HS Mode, -40°C to 85°C)	134			
Figure 15-1:	Load Conditions				
Figure 15-2:	External Clock Timing				
Figure 15-3:	CLKOUT and I/O Timing	142			
Figure 15-4:	Reset, Watchdog Timer, Oscillator				
	Start-up Timer and Power-up Timer	1.12			
Figure 15 5:	Timing Timer0 External Clock Timings				
Figure 15-5: Figure 15-6:	A/D Conversion Timing				
Figure 15-6.	Typical RC Oscillator Frequency vs.	170			
. iguic 10-1.	Temperature	147			
Figure 16-2:	Typical RC Oscillator Frequency vs.				
g · · · - ·	VDD	147			
Figure 16-3:	Typical RC Oscillator Frequency vs.				
-	VDD	147			

Note the following details of the code protection feature on PICmicro® MCUs.

- The PICmicro family meets the specifications contained in the Microchip Data Sheet.
- Microchip believes that its family of PICmicro microcontrollers is one of the most secure products of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the PICmicro microcontroller in a manner outside the operating specifications contained in the data sheet. The person doing so may be engaged in theft of intellectual property.
- · Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable".
- Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our product.

If you have any further questions about this matter, please contact the local sales office nearest to you.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, FilterLab, KEELOQ, microID, MPLAB, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, MXDEV, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELO© code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.