

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	13
Program Memory Size	896B (512 x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	36 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 6V
Data Converters	A/D 4x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	18-DIP (0.300", 7.62mm)
Supplier Device Package	18-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c710-04i-p

PIC16C71X

4.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and Peripheral Modules for controlling the desired operation of the device. These registers are implemented as static RAM.

The special function registers can be classified into two sets (core and peripheral). Those registers associated with the “core” functions are described in this section, and those related to the operation of the peripheral features are described in the section of that peripheral feature.

TABLE 4-1: PIC16C710/71/711 SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (1)
Bank 0											
00h ⁽³⁾	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)							0000 0000	0000 0000	
01h	TMRO	Timer0 module's register							xxxx xxxx	uuuu uuuu	
02h ⁽³⁾	PCL	Program Counter's (PC) Least Significant Byte							0000 0000	0000 0000	
03h ⁽³⁾	STATUS	IRP ⁽⁵⁾	RP1 ⁽⁵⁾	RP0	TO	PD	Z	DC	C	0001 1xxx	000q quuu
04h ⁽³⁾	FSR	Indirect data memory address pointer							xxxx xxxx	uuuu uuuu	
05h	PORTA	—	—	—	PORTA Data Latch when written: PORTA pins when read					---x 0000	---u 0000
06h	PORTB	PORTB Data Latch when written: PORTB pins when read							xxxx xxxx	uuuu uuuu	
07h	—	Unimplemented							—	—	
08h	ADCON0	ADCS1	ADCS0	(6)	CHS1	CHS0	GO/DONE	ADIF	ADON	00-0 0000	00-0 0000
09h ⁽³⁾	ADRES	A/D Result Register							xxxx xxxx	uuuu uuuu	
0Ah ^(2,3)	PCLATH	—	—	—	Write Buffer for the upper 5 bits of the Program Counter					---0 0000	---0 0000
0Bh ⁽³⁾	INTCON	GIE	ADIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
Bank 1											
80h ⁽³⁾	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)							0000 0000	0000 0000	
81h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h ⁽³⁾	PCL	Program Counter's (PC) Least Significant Byte							0000 0000	0000 0000	
83h ⁽³⁾	STATUS	IRP ⁽⁵⁾	RP1 ⁽⁵⁾	RP0	TO	PD	Z	DC	C	0001 1xxx	000q quuu
84h ⁽³⁾	FSR	Indirect data memory address pointer							xxxx xxxx	uuuu uuuu	
85h	TRISA	—	—	—	PORTA Data Direction Register					---1 1111	---1 1111
86h	TRISB	PORTB Data Direction Control Register							1111 1111	1111 1111	
87h ⁽⁴⁾	PCON	—	—	—	—	—	—	POR	BOR	---- --qq	---- --uu
88h	ADCON1	—	—	—	—	—	—	PCFG1	PCFG0	---- --00	---- --00
89h ⁽³⁾	ADRES	A/D Result Register							xxxx xxxx	uuuu uuuu	
8Ah ^(2,3)	PCLATH	—	—	—	Write Buffer for the upper 5 bits of the Program Counter					---0 0000	---0 0000
8Bh ⁽³⁾	INTCON	GIE	ADIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0'. Shaded locations are unimplemented, read as '0'.

Note 1: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.

- 2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.
- 3: These registers can be addressed from either bank.
- 4: The PCON register is not physically implemented in the PIC16C71, read as '0'.
- 5: The IRP and RP1 bits are reserved on the PIC16C710/71/711, always maintain these bits clear.
- 6: Bit5 of ADCON0 is a General Purpose R/W bit for the PIC16C710/711 only. For the PIC16C71, this bit is unimplemented, read as '0'.

PIC16C71X


4.2.2.4 PIE1 REGISTER

Applicable Devices

Note: Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt.

This register contains the individual enable bits for the Peripheral interrupts.

FIGURE 4-10: PIE1 REGISTER (ADDRESS 8Ch)




The ADRES register contains the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRES register, the GO/DONE bit (ADCON0<2>) is cleared, and A/D interrupt flag bit ADIF is set. The block diagram of the A/D module is shown in Figure 7-4.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see Section 7.1. After this acquisition time has elapsed the A/D conversion can be started. The following steps should be followed for doing an A/D conversion:

1. Configure the A/D module:
 - Configure analog pins / voltage reference / and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D conversion clock (ADCON0)
 - Turn on A/D module (ADCON0)

2. Configure A/D interrupt (if desired):
 - Clear ADIF bit
 - Set ADIE bit
 - Set GIE bit
3. Wait the required acquisition time.
4. Start conversion:
 - Set GO/DONE bit (ADCON0)
5. Wait for A/D conversion to complete, by either:
 - Polling for the GO/DONE bit to be cleared
 - OR
 - Waiting for the A/D interrupt
6. Read A/D Result register (ADRES), clear bit ADIF if required.
7. For next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2TAD is required before next acquisition starts.

FIGURE 7-4: A/D BLOCK DIAGRAM



PIC16C71X

FIGURE 8-2: CONFIGURATION WORD, PIC16C710/711

CP0	CP0	CP0	CP0	CP0	CP0	BODEN	CP0	CP0	PWRTE	WDTE	FOSC1	FOSC0	bit13	bit0	Register: CONFIG Address 2007h
-----	-----	-----	-----	-----	-----	-------	-----	-----	-------	------	-------	-------	-------	------	-----------------------------------

bit 13-7: **CP0:** Code protection bits (2)
5-4: 1 = Code protection off
0 = All memory is code protected, but 00h - 3Fh is writable

bit 6: **BODEN:** Brown-out Reset Enable bit (1)
1 = BOR enabled
0 = BOR disabled

bit 3: **PWRTE:** Power-up Timer Enable bit (1)
1 = PWRT disabled
0 = PWRT enabled

bit 2: **WDTE:** Watchdog Timer Enable bit
1 = WDT enabled
0 = WDT disabled

bit 1-0: **FOSC1:FOSC0:** Oscillator Selection bits
11 = RC oscillator
10 = HS oscillator
01 = XT oscillator
00 = LP oscillator

Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE.
Ensure the Power-up Timer is enabled anytime Brown-out Reset is enabled.

2: All of the CP0 bits have to be given the same value to enable the code protection scheme listed.

FIGURE 8-3: CONFIGURATION WORD, PIC16C715

CP1	CP0	CP1	CP0	CP1	CP0	MPEEN	BODEN	CP1	CP0	PWRTE	WDTE	FOSC1	FOSC0	bit13	bit0	Register: CONFIG Address 2007h
-----	-----	-----	-----	-----	-----	-------	-------	-----	-----	-------	------	-------	-------	-------	------	-----------------------------------

bit 13-8: **CP1:CP0:** Code Protection bits (2)
5-4: 11 = Code protection off
10 = Upper half of program memory code protected
01 = Upper 3/4th of program memory code protected
00 = All memory is code protected

bit 7: **MPEEN:** Memory Parity Error Enable
1 = Memory Parity Checking is enabled
0 = Memory Parity Checking is disabled

bit 6: **BODEN:** Brown-out Reset Enable bit (1)
1 = BOR enabled
0 = BOR disabled

bit 3: **PWRTE:** Power-up Timer Enable bit (1)
1 = PWRT disabled
0 = PWRT enabled

bit 2: **WDTE:** Watchdog Timer Enable bit
1 = WDT enabled
0 = WDT disabled

bit 1-0: **FOSC1:FOSC0:** Oscillator Selection bits
11 = RC oscillator
10 = HS oscillator
01 = XT oscillator
00 = LP oscillator

Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE.
Ensure the Power-up Timer is enabled anytime Brown-out Reset is enabled.

2: All of the CP1:CP0 pairs have to be given the same value to enable the code protection scheme listed.

FIGURE 8-11: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO V_{DD}): CASE 1




FIGURE 8-12: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO V_{DD}): CASE 2





FIGURE 8-13: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO V_{DD})



PIC16C71X

IORWF	Inclusive OR W with f								
Syntax:	[<i>label</i>] IORWF f,d								
Operands:	$0 \leq f \leq 127$ $d \in [0,1]$								
Operation:	$(W) .OR. (f) \rightarrow (\text{dest})$								
Status Affected:	Z								
Encoding:	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>00</td><td>0100</td><td>ffff</td><td>ffff</td></tr> </table>	00	0100	ffff	ffff				
00	0100	ffff	ffff						
Description:	Inclusive OR the W register with register 'f'. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.								
Words:	1								
Cycles:	1								
Q Cycle Activity:	<table border="1" style="width: 100%; text-align: center;"> <tr> <th>Q1</th><th>Q2</th><th>Q3</th><th>Q4</th></tr> <tr> <td>Decode</td><td>Read register 'f'</td><td>Process data</td><td>Write to dest</td></tr> </table>	Q1	Q2	Q3	Q4	Decode	Read register 'f'	Process data	Write to dest
Q1	Q2	Q3	Q4						
Decode	Read register 'f'	Process data	Write to dest						

MOVF	Move f								
Syntax:	[<i>label</i>] MOVF f,d								
Operands:	$0 \leq f \leq 127$ $d \in [0,1]$								
Operation:	$(f) \rightarrow (\text{dest})$								
Status Affected:	Z								
Encoding:	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>00</td><td>1000</td><td>ffff</td><td>ffff</td></tr> </table>	00	1000	ffff	ffff				
00	1000	ffff	ffff						
Description:	The contents of register f is moved to a destination dependant upon the status of d. If d = 0, destination is W register. If d = 1, the destination is file register f itself. d = 1 is useful to test a file register since status flag Z is affected.								
Words:	1								
Cycles:	1								
Q Cycle Activity:	<table border="1" style="width: 100%; text-align: center;"> <tr> <th>Q1</th><th>Q2</th><th>Q3</th><th>Q4</th></tr> <tr> <td>Decode</td><td>Read register 'f'</td><td>Process data</td><td>Write to dest</td></tr> </table>	Q1	Q2	Q3	Q4	Decode	Read register 'f'	Process data	Write to dest
Q1	Q2	Q3	Q4						
Decode	Read register 'f'	Process data	Write to dest						

Example	MOVF FSR, 0
	After Instruction W = value in FSR register Z = 1

MOVLW	Move Literal to W								
Syntax:	[<i>label</i>] MOVLW k								
Operands:	$0 \leq k \leq 255$								
Operation:	$k \rightarrow (W)$								
Status Affected:	None								
Encoding:	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>11</td><td>00xx</td><td>kkkk</td><td>kkkk</td></tr> </table>	11	00xx	kkkk	kkkk				
11	00xx	kkkk	kkkk						
Description:	The eight bit literal 'k' is loaded into W register. The don't cares will assemble as 0's.								
Words:	1								
Cycles:	1								
Q Cycle Activity:	<table border="1" style="width: 100%; text-align: center;"> <tr> <th>Q1</th><th>Q2</th><th>Q3</th><th>Q4</th></tr> <tr> <td>Decode</td><td>Read literal 'k'</td><td>Process data</td><td>Write to W</td></tr> </table>	Q1	Q2	Q3	Q4	Decode	Read literal 'k'	Process data	Write to W
Q1	Q2	Q3	Q4						
Decode	Read literal 'k'	Process data	Write to W						

Example	MOVLW 0x5A
	After Instruction W = 0x5A

MOVWF	Move W to f								
Syntax:	[<i>label</i>] MOVWF f								
Operands:	$0 \leq f \leq 127$								
Operation:	$(W) \rightarrow (f)$								
Status Affected:	None								
Encoding:	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>00</td><td>0000</td><td>1fff</td><td>ffff</td></tr> </table>	00	0000	1fff	ffff				
00	0000	1fff	ffff						
Description:	Move data from W register to register 'f'.								
Words:	1								
Cycles:	1								
Q Cycle Activity:	<table border="1" style="width: 100%; text-align: center;"> <tr> <th>Q1</th><th>Q2</th><th>Q3</th><th>Q4</th></tr> <tr> <td>Decode</td><td>Read register 'f'</td><td>Process data</td><td>Write register 'f'</td></tr> </table>	Q1	Q2	Q3	Q4	Decode	Read register 'f'	Process data	Write register 'f'
Q1	Q2	Q3	Q4						
Decode	Read register 'f'	Process data	Write register 'f'						

Example	MOVWF OPTION_REG
	Before Instruction OPTION = 0xFF W = 0x4F
	After Instruction OPTION = 0x4F W = 0x4F

PIC16C71X

XORLW	Exclusive OR Literal with W								
Syntax:	[label] XORLW k								
Operands:	$0 \leq k \leq 255$								
Operation:	$(W) .XOR. k \rightarrow (W)$								
Status Affected:	Z								
Encoding:	<table border="1"> <tr> <td>11</td> <td>1010</td> <td>kkkk</td> <td>kkkk</td> </tr> </table>	11	1010	kkkk	kkkk				
11	1010	kkkk	kkkk						
Description:	The contents of the W register are XOR'ed with the eight bit literal 'k'. The result is placed in the W register.								
Words:	1								
Cycles:	1								
Q Cycle Activity:	<table> <tr> <th>Q1</th> <th>Q2</th> <th>Q3</th> <th>Q4</th> </tr> <tr> <td>Decode</td> <td>Read literal 'k'</td> <td>Process data</td> <td>Write to W</td> </tr> </table>	Q1	Q2	Q3	Q4	Decode	Read literal 'k'	Process data	Write to W
Q1	Q2	Q3	Q4						
Decode	Read literal 'k'	Process data	Write to W						
Example:	XORLW 0xAF								
	Before Instruction W = 0xB5								
	After Instruction W = 0x1A								

XORWF	Exclusive OR W with f								
Syntax:	[label] XORWF f,d								
Operands:	$0 \leq f \leq 127$ $d \in [0,1]$								
Operation:	$(W) .XOR. (f) \rightarrow (\text{dest})$								
Status Affected:	Z								
Encoding:	<table border="1"> <tr> <td>00</td> <td>0110</td> <td>ffff</td> <td>ffff</td> </tr> </table>	00	0110	ffff	ffff				
00	0110	ffff	ffff						
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.								
Words:	1								
Cycles:	1								
Q Cycle Activity:	<table> <tr> <th>Q1</th> <th>Q2</th> <th>Q3</th> <th>Q4</th> </tr> <tr> <td>Decode</td> <td>Read register 'f'</td> <td>Process data</td> <td>Write to dest</td> </tr> </table>	Q1	Q2	Q3	Q4	Decode	Read register 'f'	Process data	Write to dest
Q1	Q2	Q3	Q4						
Decode	Read register 'f'	Process data	Write to dest						
Example	XORWF REG 1								
	Before Instruction REG = 0xAF W = 0xB5								
	After Instruction REG = 0x1A W = 0xB5								

11.5 Timing Diagrams and Specifications

FIGURE 11-2: EXTERNAL CLOCK TIMING




TABLE 11-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
	Fosc	External CLKIN Frequency (Note 1)	DC	—	4	MHz	XT osc mode
			DC	—	4	MHz	HS osc mode (-04)
			DC	—	10	MHz	HS osc mode (-10)
			DC	—	20	MHz	HS osc mode (-20)
			DC	—	200	kHz	LP osc mode
	Tosc	External CLKIN Period (Note 1)	DC	—	4	MHz	RC osc mode
			0.1	—	4	MHz	XT osc mode
			4	—	20	MHz	HS osc mode
			5	—	200	kHz	LP osc mode
			250	—	—	ns	XT osc mode
			250	—	—	ns	HS osc mode (-04)
			100	—	—	ns	HS osc mode (-10)
			50	—	—	ns	HS osc mode (-20)
			5	—	—	μs	LP osc mode
1	Tosc	Oscillator Period (Note 1)	250	—	—	ns	RC osc mode
			250	—	10,000	ns	XT osc mode
			250	—	250	ns	HS osc mode (-04)
			100	—	250	ns	HS osc mode (-10)
			50	—	250	ns	HS osc mode (-20)
			5	—	—	μs	LP osc mode
2	TCY	Instruction Cycle Time (Note 1)	200	—	DC	ns	TCY = 4/FOSC
3	TosL, TosH	External Clock in (OSC1) High or Low Time	50	—	—	ns	XT oscillator
			2.5	—	—	μs	LP oscillator
			10	—	—	ns	HS oscillator
4	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	—	—	25	ns	XT oscillator
			—	—	50	ns	LP oscillator
			—	—	15	ns	HS oscillator


† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices. OSC2 is disconnected (has no loading) for the PIC16C710/711.

PIC16C71X

Applicable Devices | 710 | 71 | 711 | 715

FIGURE 11-7: A/D CONVERSION TIMING



Note 1: If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

TABLE 11-7: A/D CONVERSION REQUIREMENTS

Param No.	Sym	Characteristic		Min	Typ†	Max	Units	Conditions
130	TAD	A/D clock period	PIC16C710/711	1.6	—	—	μs	TOSC based, VREF \geq 3.0V
			PIC16LC710/711	2.0	—	—	μs	TOSC based, VREF full range
			PIC16C710/711	2.0*	4.0	6.0	μs	A/D RC mode
			PIC16LC710/711	3.0*	6.0	9.0	μs	A/D RC mode
131	TCNV	Conversion time (not including S/H time). (Note 1)		—	9.5	—	TAD	
132	TACQ	Acquisition time		Note 2	20	—	μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 Lsb (i.e., 19.5 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).
				5*	—	—	μs	
134	TGO	Q4 to AD clock start		—	Tosc/2§	—	—	If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.
135	Tswc	Switching from convert \rightarrow sample time	1.5\$	—	—	TAD		

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

Note 1: ADRES register may be read on the following TCY cycle.

2: See Section 7.1 for min conditions.

PIC16C71X

Applicable Devices | 710 | 71 | 711 | 715

FIGURE 12-3: TYPICAL IPD vs. VDD @ 25°C
(WDT ENABLED, RC MODE)




FIGURE 12-4: MAXIMUM IPD vs. VDD (WDT
ENABLED, RC MODE)





FIGURE 12-5: TYPICAL RC OSCILLATOR
FREQUENCY vs. VDD



Shaded area is beyond recommended range.

FIGURE 12-6: TYPICAL RC OSCILLATOR
FREQUENCY vs. VDD





FIGURE 12-7: TYPICAL RC OSCILLATOR
FREQUENCY vs. VDD



13.3 DC Characteristics: PIC16C715-04 (Commercial, Industrial, Extended)
 PIC16C715-10 (Commercial, Industrial, Extended)
 PIC16C715-20 (Commercial, Industrial, Extended)
 PIC16LC715-04 (Commercial, Industrial))

DC CHARACTERISTICS								Standard Operating Conditions (unless otherwise stated)
Param No.	Characteristic	Sym	Min	Typ	Max	Units	Conditions	
D030 D031 D032 D033	Input Low Voltage I/O ports with TTL buffer with Schmitt Trigger buffer MCLR, RA4/T0CKI,OSC1 (in RC mode) OSC1 (in XT, HS and LP)	VIL	Vss	-	0.5V	V		Operating temperature $0^{\circ}\text{C} \leq \text{TA} \leq +70^{\circ}\text{C}$ (commercial) $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ (industrial) $-40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C}$ (extended)
			Vss	-	0.2VDD	V		
			Vss	-	0.2VDD	V		
			Vss	-	0.3VDD	V		
D040 D040A D041 D042 D042A D043	Input High Voltage I/O ports with TTL buffer with Schmitt Trigger buffer MCLR, RA4/T0CKI RB0/INT OSC1 (XT, HS and LP) OSC1 (in RC mode)	VIH	2.0	-	VDD	V		$4.5 \leq \text{VDD} \leq 5.5\text{V}$
			0.8VDD	-	VDD	V		For $\text{VDD} > 5.5\text{V}$ or $\text{VDD} < 4.5\text{V}$
			0.8VDD	-	VDD	V		For entire VDD range
			0.8VDD	-	VDD	V		
			0.7VDD	-	VDD	V		
			0.9VDD	-	VDD	V		Note1
D070	PORTB weak pull-up current	IPURB	50	250	400	μA	$\text{VDD} = 5\text{V}, \text{VPIN} = \text{VSS}$	
D060 D061 D063	Input Leakage Current (Notes 2, 3) I/O ports MCLR, RA4/T0CKI OSC1	IIL	-	-	±1	μA	$\text{Vss} \leq \text{VPIN} \leq \text{VDD}$, Pin at hi-impedance	
			-	-	±5	μA	$\text{Vss} \leq \text{VPIN} \leq \text{VDD}$	
			-	-	±5	μA	$\text{Vss} \leq \text{VPIN} \leq \text{VDD}$, XT, HS and LP osc configuration	
D080 D080A D083 D083A	Output Low Voltage I/O ports OSC2/CLKOUT (RC osc config)	VOL	-	-	0.6	V	$\text{IOL} = 8.5 \text{ mA}, \text{VDD} = 4.5\text{V}, -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$	
			-	-	0.6	V	$\text{IOL} = 7.0 \text{ mA}, \text{VDD} = 4.5\text{V}, -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$	
			-	-	0.6	V	$\text{IOL} = 1.6 \text{ mA}, \text{VDD} = 4.5\text{V}, -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$	
			-	-	0.6	V	$\text{IOL} = 1.2 \text{ mA}, \text{VDD} = 4.5\text{V}, -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C71X be driven with external clock in RC mode.
- 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- 3: Negative current is defined as coming out of the pin.

FIGURE 13-6: TIMER0 CLOCK TIMINGS




TABLE 13-5: TIMER0 CLOCK REQUIREMENTS

Param No.	Sym	Characteristic		Min	Typ†	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5TCY + 20*		—	ns	
			With Prescaler	10*		—	ns	
41	Tt0L	T0CKI Low Pulse Width	No Prescaler	0.5TCY + 20*		—	ns	
			With Prescaler	10*		—	ns	
42	Tt0P	T0CKI Period		Greater of: 20µs or $\frac{TCY + 40^*}{N}$		—	ns	N = prescale value (1, 2, 4,..., 256)
48	Tcke2tmrl	Delay from external clock edge to timer increment		2Tosc	—	7Tosc	—	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

PIC16C71X

Applicable Devices | 710 | 71 | 711 | 715

TABLE 13-6: A/D CONVERTER CHARACTERISTICS:
PIC16C715-04 (COMMERCIAL, INDUSTRIAL, EXTENDED)
PIC16C715-10 (COMMERCIAL, INDUSTRIAL, EXTENDED)
PIC16C715-20 (COMMERCIAL, INDUSTRIAL, EXTENDED)

Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
	NR	Resolution	—	—	8-bits	—	VREF = VDD, VSS ≤ AIN ≤ VREF
	NINT	Integral error	—	—	less than ±1 LSb	—	VREF = VDD, VSS ≤ AIN ≤ VREF
	NDIF	Differential error	—	—	less than ±1 LSb	—	VREF = VDD, VSS ≤ AIN ≤ VREF
	NFS	Full scale error	—	—	less than ±1 LSb	—	VREF = VDD, VSS ≤ AIN ≤ VREF
	NOFF	Offset error	—	—	less than ±1 LSb	—	VREF = VDD, VSS ≤ AIN ≤ VREF
—		Monotonicity	—	guaranteed	—	—	Vss ≤ AIN ≤ VREF
VREF		Reference voltage	2.5V	—	VDD + 0.3	V	
VAIN		Analog input voltage	Vss - 0.3	—	VREF + 0.3	V	
	ZAIN	Recommended impedance of analog voltage source	—	—	10.0	kΩ	
	IAD	A/D conversion current (VDD)	—	180	—	μA	Average current consumption when A/D is on. (Note 1)
	IREF	VREF input current (Note 2)	—	—	1 10	mA μA	During sampling All other times

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.


2: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.

P
R
E
E
F


PIC16C71X

Applicable Devices | 710 | 71 | 711 | 715

**FIGURE 14-3: TYPICAL IPD vs. VDD @ 25°C
(WDT ENABLED, RC MODE)**




**FIGURE 14-4: MAXIMUM IPD vs. VDD (WDT
ENABLED, RC MODE)**




PF

**FIGURE 14-5: TYPICAL RC OSCILLATOR
FREQUENCY vs. VDD**



**FIGURE 14-6: TYPICAL RC OSCILLATOR
FREQUENCY vs. VDD**



**FIGURE 14-7: TYPICAL RC OSCILLATOR
FREQUENCY vs. VDD**





FIGURE 15-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING**TABLE 15-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER REQUIREMENTS**

Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
30	T _{mCL}	MCLR Pulse Width (low)	200	—	—	ns	V _{DD} = 5V, -40°C to +85°C
31	T _{wdt}	Watchdog Timer Time-out Period (No Prescaler)	7*	18	33*	ms	V _{DD} = 5V, -40°C to +85°C
32	T _{ost}	Oscillation Start-up Timer Period	—	1024 T _{osc}	—	—	T _{osc} = OSC1 period
33	T _{pwr}	Power-up Timer Period	28*	72	132*	ms	V _{DD} = 5V, -40°C to +85°C
34	T _{ioz}	I/O High Impedance from MCLR Low	—	—	100	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

PIC16C71X

Applicable Devices | 710 | 71 | 711 | 715

FIGURE 15-5: TIMER0 EXTERNAL CLOCK TIMINGS




TABLE 15-5: TIMER0 EXTERNAL CLOCK REQUIREMENTS

Param No.	Sym	Characteristic		Min	Typt†	Max	Units	Conditions
40*	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5TCY + 20	—	—	ns	Must also meet parameter 42
			With Prescaler	10	—	—	ns	
41*	Tt0L	T0CKI Low Pulse Width	No Prescaler	0.5TCY + 20	—	—	ns	Must also meet parameter 42
			With Prescaler	10	—	—	ns	
42*	Tt0P	T0CKI Period	No Prescaler	TCY + 40	—	—	ns	N = prescale value (2, 4,..., 256)
			With Prescaler	Greater of: 20 ns or $\frac{TCY + 40}{N}$				

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

16.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES FOR PIC16C71

The graphs and tables provided in this section are for design guidance and are not tested or guaranteed. In some graphs or tables the data presented are outside specified operating range (e.g. outside specified V_{DD} range). This is for information only and devices are guaranteed to operate properly only within the specified range.

Note: The data presented in this section is a statistical summary of data collected on units from different lots over a period of time and matrix samples. 'Typical' represents the mean of the distribution while 'max' or 'min' represents (mean + 3 σ) and (mean - 3 σ) respectively where σ is standard deviation.

FIGURE 16-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE




FIGURE 16-2: TYPICAL RC OSCILLATOR FREQUENCY vs. V_{DD}






FIGURE 16-3: TYPICAL RC OSCILLATOR FREQUENCY vs. V_{DD}



**FIGURE 16-7: MAXIMUM IPD VS. VDD
WATCHDOG DISABLED**



**FIGURE 16-8: MAXIMUM IPD VS. VDD
WATCHDOG ENABLED**





FIGURE 16-9: V_{TH} (INPUT THRESHOLD VOLTAGE) OF I/O PINS VS. VDD



Data based on matrix samples. See first page of this section for details.

INDEX

A

A/D

Accuracy/Error	44
ADIF bit	39
Analog Input Model Block Diagram	40
Analog-to-Digital Converter	37
Configuring Analog Port Pins	41
Configuring the Interrupt	39
Configuring the Module	39
Connection Considerations	44
Conversion Clock	41
Conversion Time	43
Conversions	42
Converter Characteristics	99, 122, 145
Delays	40
Effects of a Reset	44
Equations	40
Faster Conversion - Lower Resolution Trade-off	43
Flowchart of A/D Operation	45
GO/DONE bit	39
Internal Sampling Switch (Rss) Impedance	40
Minimum Charging Time	40
Operation During Sleep	44
Sampling Requirements	40
Source Impedance	40
Time Delays	40
Transfer Function	45
Absolute Maximum Ratings	89, 111, 135
AC Characteristics	
PIC16C710	101
PIC16C711	101
PIC16C715	125
ADCON0 Register	37
ADCON1	37
ADCON1 Register	14, 37
ADCS0 bit	37
ADCS1 bit	37
ADIE bit	19, 20
ADIF bit	21, 37
ADON bit	37
ADRES Register	15, 37, 39
ALU	7
Application Notes	
AN546	37
AN552	27
AN556	23
AN607, Power-up Trouble Shooting	53
Architecture	
Harvard	7
Overview	7
von Neumann	7
Assembler	
MPASM Assembler	86

B

Block Diagrams

Analog Input Model	40
On-Chip Reset Circuit	52
PIC16C71X	8
RA3/RA0 Port Pins	25
RA4/T0CKI Pin	25
RB3:RB0 Port Pins	27
RB7:RB4 Pins	28

RB7:RB4 Port Pins	28
Timer0	31
Timer0/WDT Prescaler	34
Watchdog Timer	65
BODEN bit	48
BOR bit	22, 54
Brown-out Reset (BOR)	53

C

C bit	17
C16C71	47
Carry bit	7
CHS0 bit	37
CHS1 bit	37
Clocking Scheme	10
Code Examples	
Call of a Subroutine in Page 1 from Page 0	24
Changing Prescaler (Timer0 to WDT)	35
Changing Prescaler (WDT to Timer0)	35
Doing an A/D Conversion	42
I/O Programming	30
Indirect Addressing	24
Initializing PORTA	25
Initializing PORTB	27
Saving STATUS and W Registers in RAM	64
Code Protection	47, 67
Computed GOTO	23
Configuration Bits	47
CP0 bit	47, 48
CP1 bit	48

D

DC bit	17
DC Characteristics	
PIC16C71	136
PIC16C710	90, 101
PIC16C711	90, 101
PIC16C715	113, 125
Development Support	3, 85
Development Tools	85
Diagrams - See Block Diagrams	
Digit Carry bit	7
Direct Addressing	24

E

Electrical Characteristics	
PIC16C71	135
PIC16C710	89
PIC16C711	89
PIC16C715	111
External Brown-out Protection Circuit	60
External Power-on Reset Circuit	60

F

Family of Devices	
PIC16C71X	4
FOSC0 bit	47, 48
FOSC1 bit	47, 48
FSR Register	15, 16, 24
Fuzzy Logic Dev. System (<i>fuzzyTECH®-MP</i>)	87

G

General Description	3
GIE bit	19, 61
GO/DONE bit	37

NOTES: