

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E-XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	13
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	68 x 8
Voltage - Supply (Vcc/Vdd)	$4V \sim 6V$
Data Converters	A/D 4x8b
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	18-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c711t-04-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

TABLE 5-1: PORTA FUNCTIONS

Name	Bit#	Buffer	Function
RA0/AN0	bit0	TTL	Input/output or analog input
RA1/AN1	bit1	TTL	Input/output or analog input
RA2/AN2	bit2	TTL	Input/output or analog input
RA3/AN3/VREF	bit3	TTL	Input/output or analog input/VREF
RA4/T0CKI	bit4	ST	Input/output or external clock input for Timer0
			Output is open drain type

Legend: TTL = TTL input, ST = Schmitt Trigger input

TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
05h	PORTA	_	—	—	RA4	RA3	RA2	RA1	RA0	x 0000	u 0000
85h	TRISA	_	_	—	PORTA D	Data Direct	tion Registe	r		1 1111	1 1111
9Fh	ADCON1		—	—	—	_	—	PCFG1	PCFG0	00	00

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

PIC16C71X



FIGURE 6-3: TIMER0 TIMING: INTERNAL CLOCK/PRESCALE 1:2

FIGURE 6-4: TIMER0 INTERRUPT TIMING



NOTES:

TABLE 7-3: REGISTERS/BITS ASSOCIATED WITH A/D, PIC16C710/71/711

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh,8Bh	INTCON	GIE	ADIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
89h	ADRES	A/D Res	sult Regist	ter						xxxx xxxx	uuuu uuuu
08h	ADCON0	ADCS1	ADCS0	_	CHS1	CHS0	GO/DONE	ADIF	ADON	00-0 0000	00-0 0000
88h	ADCON1	—	_	_			_	PCFG1	PCFG0	00	00
05h	PORTA	_	_	_	RA4	RA3	RA2	RA1	RA0	x 0000	u 0000
85h	TRISA	_	_	_	PORTA	Data Dire	ction Registe	er		1 1111	1 1111

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used for A/D conversion.

TABLE 7-4: REGISTERS/BITS ASSOCIATED WITH A/D, PIC16C715

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	—	ADIF	—	—	-	—	—	—	-0	-0
8Ch	PIE1		ADIE	_	—	-	—	—	—	-0	-0
1Eh	ADRES	A/D Re	sult Regis	ster	-					XXXX XXXX	uuuu uuuu
1Fh	ADCON 0	ADCS 1	ADCS 0	CHS2	CHS1	CHS0	GO/ DONE	-	ADON	0000 00-0	0000 00-0
9Fh	ADCON 1	—	—	—	—	-	—	PCFG1	PCFG0	00	00
05h	PORTA	_	_	—	RA4	RA3	RA2	RA1	RA0	x 0000	u 0000
85h	TRISA	_	_	_	TRISA4	TRISA 3	TRISA2	TRISA1	TRISA0	1 1111	1 1111

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used for A/D conversion.

8.2 <u>Oscillator Configurations</u>

8.2.1 OSCILLATOR TYPES

The PIC16CXX can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

- LP Low Power Crystal
- XT Crystal/Resonator
- HS High Speed Crystal/Resonator
- RC Resistor/Capacitor

8.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In XT, LP or HS modes a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 8-4). The PIC16CXX Oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1/ CLKIN pin (Figure 8-5).

FIGURE 8-4: CRYSTAL/CERAMIC RESONATOR OPERATION (HS, XT OR LP OSC CONFIGURATION)



See Table 8-1 and Table 8-1 for recommended values of C1 and C2.

- Note 1: A series resistor may be required for AT strip cut crystals.
 - 2: The buffer is on the OSC2 pin.

FIGURE 8-5: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)



TABLE 8-1: CERAMIC RESONATORS, PIC16C71

Ranges Te	Ranges Tested:						
Mode	Freq	OSC1	OSC2				
ХТ	455 kHz 2.0 MHz 4.0 MHz	47 - 100 pF 15 - 68 pF 15 - 68 pF	47 - 100 pF 15 - 68 pF 15 - 68 pF				
HS	8.0 MHz 16.0 MHz	15 - 68 pF 10 - 47 pF	15 - 68 pF 10 - 47 pF				
The note	se values are for as at bottom of page	r design guida ge.	nce only. See				
Resonator	s Used:						
455 kHz	Panasonic EF	D-A455K04B	± 0.3%				
2.0 MHz	Murata Erie CS	SA2.00MG	± 0.5%				
4.0 MHz	Murata Erie CS	SA4.00MG	± 0.5%				
8.0 MHz	Murata Erie CS	SA8.00MT	± 0.5%				
16.0 MHz	Murata Erie CS	SA16.00MX	± 0.5%				
All reso	nators used did r	ot have built-in	capacitors.				

TABLE 8-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR, PIC16C71

Mode	Freq	OSC1	OSC2
LP	32 kHz	33 - 68 pF	33 - 68 pF
	200 kHz	15 - 47 pF	15 - 47 pF
XT	100 kHz	47 - 100 pF	47 - 100 pF
	500 kHz	20 - 68 pF	20 - 68 pF
	1 MHz	15 - 68 pF	15 - 68 pF
	2 MHz	15 - 47 pF	15 - 47 pF
	4 MHz	15 - 33 pF	15 - 33 pF
HS	8 MHz	15 - 47 pF	15 - 47 pF
	20 MHz	15 - 47 pF	15 - 47 pF
Th	tes at bottom o	e for design guic f page.	lance only. See

TABLE 8-3:CERAMIC RESONATORS,
PIC16C710/711/715

Ranges Te	ested:		
Mode	Freq	OSC1	OSC2
XT	455 kHz	68 - 100 pF	68 - 100 pF
	2.0 MHz	15 - 68 pF	15 - 68 pF
	4.0 MHz	15 - 68 pF	15 - 68 pF
HS	8.0 MHz	10 - 68 pF	10 - 68 pF
	16.0 MHz	10 - 22 pF	10 - 22 pF
The note	se values are f	f or design guida r bage.	nce only. See
Resonato	rs Used:	5	
455 kHz	Panasonic E	FO-A455K04B	± 0.3%
2.0 MHz	Murata Erie	CSA2.00MG	± 0.5%
4.0 MHz	Murata Erie	CSA4.00MG	± 0.5%
8.0 MHz	Murata Erie	CSA8.00MT	± 0.5%
16.0 MHz	Murata Erie	CSA16.00MX	± 0.5%
All reso	onators used did	d not have built-in	capacitors.

TABLE 8-4:CAPACITOR SELECTION
FOR CRYSTAL OSCILLATOR,
PIC16C710/711/715

Osc Type	Crystal Freq	Cap. Range C1	Cap. Range C2
LP	32 kHz	33 pF	33 pF
	200 kHz	15 pF	15 pF
XT	200 kHz	47-68 pF	47-68 pF
	1 MHz	15 pF	15 pF
	4 MHz	15 pF	15 pF
HS	4 MHz	15 pF	15 pF
	8 MHz	15-33 pF	15-33 pF
	20 MHz	15-33 pF	15-33 pF

These values are for design guidance only. See notes at bottom of page.

	Crystals Used							
32 kHz	Epson C-001R32.768K-A	\pm 20 PPM						
200 kHz	STD XTL 200.000KHz	\pm 20 PPM						
1 MHz	ECS ECS-10-13-1	\pm 50 PPM						
4 MHz	ECS ECS-40-20-1	\pm 50 PPM						
8 MHz	EPSON CA-301 8.000M-C	\pm 30 PPM						
20 MHz	EPSON CA-301 20.000M-C	\pm 30 PPM						

Note 1: Recommended values of C1 and C2 are identical to the ranges tested table.

2: Higher capacitance increases the stability of oscillator but also increases the start-up time.

3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.

4: Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification.

INCFSZ	Increme	nt f, Skip	o if O				
Syntax:	[label]	INCFSZ	f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 12 \\ d \in \left[0,1\right] \end{array}$	27					
Operation:	(f) + 1 \rightarrow	(f) + 1 \rightarrow (dest), skip if result = 0					
Status Affected:	None	None					
Encoding:	00	1111	dfff	ffff			
Description:	The contents of register 'f' are incre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 1, the next instruction is executed. If the result is 0, a NOP is executed instead making it a 2Tcy instruction.						
Words:	1						
Cycles:	1(2)						
Q Cycle Activity:	Q1	Q2	Q3	Q4			
	Decode	Read register 'f'	Process data	Write to dest			
If Skip:	(2nd Cyc	le)					
	Q1	Q2	Q3	Q4			
	NOP	NOP	NOP	NOP			
Example	HERE	INCF: GOTO JE • •	SZ C LC	NT, 1 OP			
	• Before Instruction PC = address HERE After Instruction CNT = CNT + 1 if CNT= 0, PC = address CONTINUE if CNT≠ 0, PC = address HERE +1						

IORLW	Inclusive	e OR Lite	eral with	w
Syntax:	[label]	IORLW	k	
Operands:	$0 \le k \le 2$	55		
Operation:	(W) .OR.	$k \rightarrow (W)$)	
Status Affected:	Z			
Encoding:	11	1000	kkkk	kkkk
Description:	The conte OR'ed wit result is pl	nts of the h the eigh aced in th	W register t bit literal ne W regist	r is 'k'. The ter.
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	Read literal 'k'	Process data	Write to W
Example	IORLW	0x35		
Example				
Example	Before In	struction	1	
Example	Before In	struction W =	0x9A	
Example	Before In After Inst	struction W = ruction	0x9A	

NOP	No Operation							
Syntax:	[label]	NOP						
Operands:	None							
Operation:	No opera	ition						
Status Affected:	None							
Encoding:	00	0000	0xx0	0000				
Description:	No operati	ion.						
Words:	1							
Cycles:	1							
Q Cycle Activity:	Q1	Q2	Q3	Q4				
	Decode	NOP	NOP	NOP				
Example	NOP							

RETFIE	Return from Interrupt							
Syntax:	[label]	RETFIE						
Operands:	None							
Operation:	$\begin{array}{l} TOS \to PC, \\ 1 \to GIE \end{array}$							
Status Affected:	None							
Encoding:	00	0000	0000	1001				
Description.	and Top of the PC. In ting Globa (INTCON- instruction	f Stack (To terrupts a I Interrupt <7>). This	OS) is load re enabled Enable bi is a two c	ded in I by set- it, GIE ycle				
Words:	1							
Cycles:	2							
Q Cycle Activity:	Q1	Q2	Q3	Q4				
1st Cycle	Decode	NOP	Set the GIE bit	Pop from the Stack				
2nd Cycle	NOP	NOP	NOP	NOP				
Example	RETFIE							

Example

After Interrupt PC = TOS GIE = 1

OPTION	Load Option Register					
Syntax:	[label]	OPTION	٧			
Operands:	None					
Operation:	$(W) \rightarrow OI$	PTION				
Status Affected:	None					
Encoding:	00	0000	0110	0010		
Description: Words: Cycles: Example	The conter loaded in t instruction patibility w Since OPT register, th it. 1	nts of the he OPTIC is support ith PIC16 FION is a re user ca	W register DN registe rted for coo C5X produ readable/w n directly a	r are r. This de com- ucts. vritable address		
	To maintain upward compatibility with future PIC16CXX products, do not use this instruction.					

FIGURE 11-7: A/D CONVERSION TIMING



TABLE 11-7: A/D CONVERSION REQUIREMENTS

Param No.	Sym	Characteristic		Min	Тур†	Мах	Units	Conditions
130	TAD	A/D clock period	PIC16 C 710/711	1.6	_	_	μs	Tosc based, VREF ≥ 3.0V
			PIC16 LC 710/711	2.0	_	_	μs	Tosc based, VREF full range
			PIC16 C 710/711	2.0*	4.0	6.0	μs	A/D RC mode
			PIC16 LC 710/711	3.0*	6.0	9.0	μs	A/D RC mode
131	TCNV	Conversion time (not including S/H time). (Note 1)		—	9.5	_	TAD	
132	TACQ	Acquisition time		Note 2	20	_	μs	
				5*	_	_	μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 19.5 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).
134	TGO	Q4 to AD clock start		_	Tosc/2§		_	If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.
135	Tswc	Switching from co	nvert \rightarrow sample time	1.5§	_	—	TAD	

These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not t tested.

This specification ensured by design. §

Note 1: ADRES register may be read on the following TCY cycle.

2: See Section 7.1 for min conditions.

12.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES FOR PIC16C710 AND PIC16C711

The graphs and tables provided in this section are for design guidance and are not tested or guaranteed.

In some graphs or tables the data presented are outside specified operating range (i.e., outside specified VDD range). This is for information only and devices are guaranteed to operate properly only within the specified range.

Note: The data presented in this section is a statistical summary of data collected on units from different lots over a period of time and matrix samples. 'Typical' represents the mean of the distribution at, 25° C, while 'max' or 'min' represents (mean +3 σ) and (mean -3 σ) respectively where σ is standard deviation.

FIGURE 12-1: TYPICAL IPD vs. VDD (WDT DISABLED, RC MODE)



FIGURE 12-2: MAXIMUM IPD vs. VDD (WDT DISABLED, RC MODE)



FIGURE 12-25: TYPICAL IDD vs. FREQUENCY (LP MODE, 25°C)







Applicable Devices 710 71 711 715

FIGURE 12-27: TYPICAL IDD vs. FREQUENCY (XT MODE, 25°C)



FIGURE 12-28: MAXIMUM IDD vs. FREQUENCY (XT MODE, -40°C TO 85°C)



Applicable Devices71071711715

$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	13.3	DC Characteristics: PIC16C7 PIC16C7 PIC16C7 PIC16C7 PIC16LC	15-04 15-10 15-20 715-04	(Comme (Comme (Comme (Comme	ercia ercia ercia ercia	al, Indus al, Indus al, Indus al, Indus	strial, strial, strial, strial))	Extended) Extended) Extended))	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$			Standa	rd Opera	ting	Conditi	ons (u	nless otherwise stated)	
40 C40 C40 C40 C40 C40 C40 C40 C40 C41 C40 C41 C40 C41 C40 C40 C40 C40 C40 C <th cols<="" td=""><td></td><td></td><td>Operati</td><td>ing tempe</td><td>ratur</td><td>re 0°C</td><td>≤</td><td>$TA \leq +70^{\circ}C$ (commercial)</td></th>	<td></td> <td></td> <td>Operati</td> <td>ing tempe</td> <td>ratur</td> <td>re 0°C</td> <td>≤</td> <td>$TA \leq +70^{\circ}C$ (commercial)</td>			Operati	ing tempe	ratur	re 0°C	≤	$TA \leq +70^{\circ}C$ (commercial)
Operating voltage VbD range as described in DC spec Section 13.ParamCharacteristicSymMinTypMaxUnitsNo.Input Low VoltageI/O portsVILVis-0.5VVD030with TTL bufferVisVis-0.5VVD031with Schmitt Trigger bufferVss-0.2VbbVD032MCLR, RA4/TOCKI,OSC1Vss-0.3VbbVD033OSC1 (in XT, HS and LP)Vss-0.3VbbVD0404with Schmitt Trigger buffer0.8Vbb-VbbVD0424MCLR, RA4/TOCKI RB0/INT0.8Vbb-VbbVD0424MCLR, RA4/TOCKI RB0/INT0.8VbbVbbVobVD0424OSC1 (in RC mode)0.8VbbVobVNote1D043OSC1 (in RC mode)0.8Vbb-VbbVD040Input Leakage Current (Notes 2, 3)Int- ± 1 μA Vss \leq VPIN \leq Vbb, PIn $=$ VssD060I/O portsVob0.6VVob $=$ 5.5VVbb, PIn $=$ 4.5V, -40° C to $\pm 85^{\circ}$ CD080I/O portsVob0.6VIot $=$ 1.2 mA, Vbb $=$ 4.5V, -40° C to $\pm 85^{\circ}$ CD080I/O portsVob0.6VIot $=$ 1.2 mA, Vbb $=$ 4.5V, -40° C to $\pm 85^{\circ}$ CD080AI/O ports-<	DC CHA	RACTERISTICS				-40 -40°		$TA \leq +85 C$ (industrial) $TA \leq +125^{\circ}C$ (extended)	
Description of the large biolectrice in the space of each line in t			Onerati	ina voltaa	- م/\ د	0 range	⊂ ⊃ as desi	cribed in DC spec Section 13.1	
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$			and Se	ction 13.2		Diange	45 465		
No. t Input Low Voltage VIL D030 with TTL buffer D031 with Schmitt Trigger buffer D032 MCLR, RA4/T0CKI,OSC1 (in RC mode) VIL D033 OSC1 (in XT, HS and LP) VIH - Input High Voltage I/O ports VIH D040 with Schmitt Trigger buffer D041 with TTL buffer D042 MCLR, RA4/T0CKI RB0/INT D043 OSC1 (in RC mode) D044 with Schmitt Trigger buffer D042 MCLR, RA4/T0CKI RB0/INT D043 OSC1 (in RC mode) D070 PORTB weak pull-up current Input Leakage Current (Notes 2, 3) D060 I/O ports D061 MCLR, RA4/T0CKI D063 OSC1 D064 MCLR, RA4/T0CKI D070 PORTB weak pull-up current Input Leakage Current (Notes 2, 3) UL - D061 MCLR, RA4/T0CKI D063 OSC1	Param	Characteristic	Svm	Min	σνΤ	Max	Units	Conditions	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	No.				†				
V/O portsVILVILVSS-0.5VVD030with TTL bufferVSS-0.2VDDVD032MCLR, RA4/T0CKI,OSC1VSS-0.2VDDVD033OSC1 (in XT, HS and LP)VSS-0.3VDDVD040with TTL bufferVIHVDDVD040Awith Schmitt Trigger buffer0.8VDD-VDDVD041with Schmitt Trigger buffer0.8VDD-VDDVD042MCLR, RA4/T0CKI RB0/INT0.8VDD-VDDVD043OSC1 (XT, HS and LP)0.8VDD-VDDVD043OSC1 (In RC mode)0.8VDD-VDDVD040OSC1 (In RC mode)0.8VDD-VDDVD040OSC1 (In RC mode)0.8VDD-VDDVD043OSC1 (IN RC mode)0.8VDD-VDDVD060I/O portsIIL- ± 1 μA VSS \leq VIN \leq VDD, Pin at hi-D061MCLR, RA4/T0CKI ± 5 μA VSS \leq VIN \leq VDD, XT, HS and osc configurationD080I/O portsVOL0.6VIOL = 8.5 mA, VDD = 4.5V, -40°C to +85°CD080AOSC2/CLK/2UT (RC osc config)0.6VIOL = 1.6 mA, VDD = 4.5V, -40°C to +85°CD083AOSC2/CLK/2UT (RC osc config)0.6VIOL = 1.2 mA, VDD = 4.5V, -40°C to +155°C		Input Low Voltage							
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		I/O ports	VIL						
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	D030	with TTL buffer		Vss	-	0.5V	V		
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	D031	with Schmitt Trigger buffer		Vss	-	0.2Vdd	V	$ \langle \vee \rangle \rangle$	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	D032	MCLR, RA4/T0CKI,OSC1		Vss	-	0.2Vdd	V		
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		(in RC mode)						$\langle \rangle$	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	D033	OSC1 (in XT, HS and LP)		Vss	-	0.3Vdd	7 V/	Note1	
I/O portsVIH-VIH-D040with TTL buffer0.8 VDDV $4.5 \le VDD \le 5.5V$ or VDD < 4.5V		Input High Voltage				\land	$\left[\right]$		
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		I/O ports	Vih		-	$ \langle \rangle$	$ \rangle$		
D040A D041with Schmitt Trigger buffer D042 $0.8 V DD$ $V DD$ $V DD$ V D042MCLR, RA4/T0CKI RB0/INT D042A $0.8 V DD$ $0.8 V DD$ V $V DD$ V D043OSC1 (XT, HS and LP) D043 $0.7 V DD$ $V DD$ V $V DD$ V D043OSC1 (in RC mode) $0.8 V DD$ $V DD$ V $V DD$ V D070PORTB weak pull-up current I^{PURB} 50 250 400 μA $V DD = 5V, VPIN = VSS$ D060I/O portsInput Leakage Current (Notes 2, 3) D063Int IIL $ \pm 1$ μA $V SS \leq VPIN \leq V DD$, Pin at hi- impedanceD061MCLR, RA4/T0CKI D063 $ \pm 5$ μA $V SS \leq VPIN \leq V DD$, XT, HS and osc configurationD080I/O ports $V OL$ $ 0.6$ V $I OL = 8.5 mA, V DD = 4.5 V,$ $-40°C to + 85°CD083OSC2/CLKØUT (RC osc config) 0.6VI OL = 7.0 mA, V DD = 4.5 V,-40°C to + 85°CD083A 0.6VI OL = 1.2 mA, V DD = 4.5 V,-40°C to + 85°C$	D040	with TTL buffer		2.0	~	VDD	<u>v</u>	$4.5 \leq VDD \leq 5.5V$	
D041with Schmitt Trigger buffer D042 $0.8 Vob$ $-Vbb$ V For entire VDD rangeD042MCLR, RA4/T0CKI RB0/INT D043 $0.8 Vob$ Vob V Note1D043OSC1 (in RC mode) $0.7 Vob$ V V Note1D070PORTB weak pull-up current $PURB$ 50 250 400 μA $VDD = 5V$, $VPIN = VSS$ Input Leakage Current (Notes 2, 3)IIIL $ \pm 1$ μA $Vss \leq VPIN \leq VDD$, Pin at hi- impedanceD060I/O portsIIIL $ \pm 5$ μA $Vss \leq VPIN \leq VDD$, Pin at hi- impedanceD061MCLR, RA4/T0CKI $ \pm 5$ μA $Vss \leq VPIN \leq VDD$, XT, HS and osc configurationD080I/O ports VoL $ 0.6$ V $IoL = 8.5 mA, VDD = 4.5V,$ $-40°C to +85°CD083OSC2/CLKOUT (RC osc config) 0.6VIoL = 1.6 mA, VDD = 4.5V,-40°C to +85°CD083A 0.6VIoL = 1.2 mA, VDD = 4.5V,-40°C to +85°C$	D040A			0.8Vdd	<u> </u>	VDD	N 4	For VDD > 5.5V or VDD < 4.5V	
D042MCLR, RA4/T0CKI RB0/INT D042A0.8VbbVop VVD043OSC1 (XT, HS and LP) OSC1 (in RC mode)0.7VpD VVDDVD070PORTB weak pull-up currentIPURB50250400 μ AVDD = 5V, VPIN = VSSInput Leakage Current (Notes 2, 3) D060I/O portsIIIL- ± 1 μ AVSs \leq VPIN \leq VDD, Pin at hi- impedanceD061MCLR, RA4/T0CKI OSC1 ± 5 μ AVSs \leq VPIN \leq VDD, XT, HS and osc configurationD083OSC2/CLKØUT (RC osc config)Vol0.6VIoL = 8.5 mA, VDD = 4.5V, -40°C to +125°CD083AOSC2/CLKØUT (RC osc config)0.6VIoL = 1.2 mA, VDD = 4.5V, -40°C to +125°C	D041	with Schmitt Trigger buffer		0.8100	- \	VBp	$\neg \checkmark$	For entire VDD range	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	D042	MCLR, RA4/T0CKI RB0/INT		0.8VDD		VqD>	V		
D043OSC1 (in RC mode) 0.9 VD070PORTB weak pull-up currentIPURB 50 250 400 μA VDD = 5V, VPIN = VSSInput Leakage Current (Notes 2, 3)IIIL ± 1 μA Vss \leq VPIN \leq VDD, Pin at hi-D060I/O portsIIIL ± 1 μA Vss \leq VPIN \leq VDD, Pin at hi-D061MCLR, RA4/T0CKI ± 5 μA Vss \leq VPIN \leq VDD, XT, HS and osc configurationD063OSC1 ± 5 μA Vss \leq VPIN \leq VDD, XT, HS and osc configurationD080I/O portsVoL0.6VIoL = 8.5 mA, VDD = 4.5V, -40°C to +85°CD080AOSC2/CLKØUT (RC osc config)0.6VIoL = 1.6 mA, VDD = 4.5V, -40°C to +85°CD083AOSC2/CLKØUT (RC osc config)0.6VIoL = 1.2 mA, VDD = 4.5V, -40°C to +85°CD083A0.6VIoL = 1.2 mA, VDD = 4.5V, -40°C to +85°C	D042A	OSC1 (XT, HS and LP)			<u> </u>	VDY	V	Note1	
D070PORTB weak pull-up currentPORE50250400 μA VDD = 5V, VPIN = VSSInput Leakage Current (Notes 2, 3)IIIL ± 1 μA Vss \leq VPIN \leq VDD, Pin at himpedanceD060I/O portsIIIL ± 5 μA Vss \leq VPIN \leq VDD, Pin at himpedanceD061MCLR, RA4/T0CKI ± 5 μA Vss \leq VPIN \leq VDD, XT, HS and osc configurationD063OSC1 ± 5 μA Vss \leq VPIN \leq VDD, XT, HS and osc configurationD080I/O portsVoL0.6VIoL = 8.5 mA, VDD = 4.5V, -40°C to +85°CD080AOSC2/CLKØUT (R& osc config)0.6VIoL = 1.6 mA, VDD = 4.5V, -40°C to +85°CD083A0.6VIoL = 1.2 mA, VDD = 4.5V, -40°C to +125°C	D043	OSC1 (in RC mode)		0.9XDD	- \	<i>∕</i> ∛dd	V		
Input Leakage Current (Notes 2, 3)IIL- ± 1 μA Vss \leq VPIN \leq VDD, Pin at hi- impedanceD061MCLR, RA4/T0CKI ± 5 μA Vss \leq VPIN \leq VDDD063OSC1 ± 5 μA Vss \leq VPIN \leq VDD, XT, HS and osc configurationD080I/O portsVol0.6VIOL = 8.5 mA, VDD = 4.5V, -40° C to $+85^{\circ}$ CD080AOSC2/CLKØUT (RC osc config)0.6VIOL = 7.0 mA, VDD = 4.5V, -40° C to $+125^{\circ}$ CD083AOSC2/CLKØUT (RC osc config)0.6VIOL = 1.6 mA, VDD = 4.5V, -40° C to $+85^{\circ}$ CD083A0.6VIOL = 1.2 mA, VDD = 4.5V, -40° C to $+125^{\circ}$ C	D070	PORTB weak pull-up current	PURB	50	250	400	μΑ	VDD = 5V, VPIN = VSS	
D060I/O portsIIL ± 1 μA Vss \leq VPIN \leq VDD, Pin at hi- impedanceD061MCLR, RA4/T0CKI ± 5 μA Vss \leq VPIN \leq VDDD063OSC1 ± 5 μA Vss \leq VPIN \leq VDD, XT, HS and osc configurationD080I/O portsVOL0.6VIOL = 8.5 mA, VDD = 4.5V, -40°C to +85°CD080AI/O portsVOL0.6VIOL = 7.0 mA, VDD = 4.5V, -40°C to +125°CD083AOSC2/CLKOUT (RC osc config)0.6VIOL = 1.6 mA, VDD = 4.5V, -40°C to +85°CD083A0.6VIOL = 1.2 mA, VDD = 4.5V, -40°C to +125°C		Input Leakage Current (Notes 2, 3		\bigvee	\sim				
D061MCLR, RA4/T0CKI ± 5 μA Vss \leq VPIN \leq VDDD063OSC1 ± 5 μA Vss \leq VPIN \leq VDD, XT, HS and osc configurationD080I/O portsVol0.6VIoL = 8.5 mA, VDD = 4.5V, -40°C to +85°CD080A0.6VIoL = 7.0 mA, VDD = 4.5V, -40°C to +125°CD083OSC2/CLKOUT (RC osc config)0.6VIoL = 1.6 mA, VDD = 4.5V, -40°C to +85°CD083A0.6VIoL = 1.2 mA, VDD = 4.5V, -40°C to +85°C-	D060	I/O ports			-	±1	μA	$Vss \leq VPIN \leq VDD$, Pin at hi-impedance	
D063OSC1 ± 5 μA Vss \leq VPIN \leq VDD, XT, HS and osc configurationD080I/O portsVol0.6VIoL = 8.5 mA, VDD = 4.5V, -40°C to +85°CD080A0.6VIoL = 7.0 mA, VDD = 4.5V, -40°C to +125°CD083OSC2/CLKOUT (RC osc config)0.6VIoL = 1.6 mA, VDD = 4.5V, -40°C to +85°CD083A0.6VIoL = 1.2 mA, VDD = 4.5V, -40°C to +85°C	D061	MCLR, RA4/T0CKI		-	-	±5	μA	$Vss \le VPIN \le VDD$	
Output Low Voltage Vol - 0.6 V IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C D080A - - 0.6 V IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C D083A - - 0.6 V IOL = 7.0 mA, VDD = 4.5V, -40°C to +125°C D083A - - 0.6 V IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C D083A - - 0.6 V IOL = 1.2 mA, VDD = 4.5V, -40°C to +85°C D083A - - 0.6 V IOL = 1.2 mA, VDD = 4.5V, -40°C to +125°C	D063	OSC1	\land	-	-	±5	μA	$Vss \leq VPIN \leq VDD, XT, HS and LP$	
Output Low Voltage Vol - - 0.6 V IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C D080A - - 0.6 V IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C D083A OSC2/CLKOUT (RC osc config) - - 0.6 V IOL = 7.0 mA, VDD = 4.5V, -40°C to +125°C D083A OSC2/CLKOUT (RC osc config) - - 0.6 V IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C D083A - - 0.6 V IOL = 1.2 mA, VDD = 4.5V, -40°C to +125°C		$ \land \land \land \land$	X > 1					osc configuration	
D080 I/O ports Vol - - 0.6 V IoL = 8.5 mA, VDD = 4.5V, -40°C to +85°C D080A - - 0.6 V IoL = 7.0 mA, VDD = 4.5V, -40°C to +125°C D083A OSC2/CLKOUT (RC osc config) - - 0.6 V IoL = 7.0 mA, VDD = 4.5V, -40°C to +125°C D083A - - 0.6 V IoL = 1.6 mA, VDD = 4.5V, -40°C to +85°C D083A - - 0.6 V IoL = 1.2 mA, VDD = 4.5V, -40°C to +125°C		Output Low Voltage	X						
D080A - - 0.6 V IOL = 7.0 mA, VDD = 4.5V, -40°C to +125°C D083 OSC2/CLKOUT (RC osc config) - - 0.6 V IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C D083A - - 0.6 V IOL = 1.2 mA, VDD = 4.5V, -40°C to +85°C D083A - - 0.6 V IOL = 1.2 mA, VDD = 4.5V, -40°C to +125°C	D080	I/O ports	Vol	-	-	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C	
D083 OSC2/CLKOUT (RC osc config) - - 0.6 V IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C D083A - - 0.6 V IOL = 1.2 mA, VDD = 4.5V, -40°C to +125°C	D080A			-	-	0.6	V	IOL = 7.0 mA, VDD = 4.5V, -40°C to +125°C	
D083A 0.6 V $IOL = 1.2 \text{ mA}, \text{ VDD} = 4.5 \text{ V}, -40^{\circ}\text{C to } +125^{\circ}\text{C}$	D083	OSC2/CLKOUT (RC osc config)		-	-	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C	
	D083A	$(f) \rightarrow (f)$		-	-	0.6	V	IOL = 1.2 mA, VDD = 4.5V, -40°C to +125°C	

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C7X be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

PIC16C71X

Applicable Devices 710 71 711 715





TABLE 13-5: TIMER0 CLOCK REQUIREMENTS

Param No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5TCY + 20*		_	ns	
			With Prescaler	10*	[—	—	ns	
41	Tt0L	T0CKI Low Pulse Width	No Prescaler	0.5TCY + 20*	-	_	ns	
			With Prescaler	10*	-	_	ns	
42	Tt0P	T0CKI Period		Greater of: 20µs or <u>Tcy + 40</u> * N	_	_	ns	N = prescale value (1, 2, 4,, 256)
48	Tcke2tmrl	Delay from external clock edge	to timer increment	2Tosc	—	7Tosc	—	

- * These parameters are characterized but not tested. \checkmark
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 13-7: A/D CONVERTER CHARACTERISTICS: PIC16LC715-04 (COMMERCIAL, INDUSTRIAL)

Parameter	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
No.	-						
	NR	Resolution	_	—	8-bits	_	$VREF = VDD, VSS \leq Ain \leq VREF$
	Nint	Integral error	_	_	less than ±1 LSb		$VREF = VDD, VSS \le Ain \le VREF$
	NDIF	Differential error	_	_	less than ±1 LSb	_	$VREF = VDD, VSS \le AIN \le VREF$
	NFS	Full scale error	_	—	less than ±1 LSb	—	VREF = VDD, VSS ≤ AIN ≤ VREF
	NOFF	Offset error	_	_	less than ±1 LSb	—	VREF = VDD, VS S ≤ AIN ≤ VREF
	—	Monotonicity	_	guaranteed	—	_	VSS & ANT & VREF
	VREF	Reference voltage	2.5V	—	Vdd + 0.3	V	$\langle \langle \rangle \rangle$
	VAIN	Analog input voltage	Vss - 0.3	_	Vref + 0.3	V	
	ZAIN	Recommended impedance of ana- log voltage source	_		10.0	KΩ	
	IAD	A/D conversion cur- rent (VDD)	_	90	\sim	μÀ	Average current consumption when AVD is on. (Note 1)
	IREF	VREF input current (Note 2)		- (The second secon	mA μA	During sampling All other times

These parameters are characterized but not tested.

t Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.

2: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.

15.4 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS

2. TppS

Т				
F	Frequency	Т	Time	
Lower	case letters (pp) and their meanings:			
рр				
сс	CCP1	OSC	OSC1	
ck	CLKOUT	rd	RD	
cs	CS	rw	RD or WR	
di	SDI	sc	SCK	
do	SDO	SS	SS	
dt	Data in	tO	TOCKI	
io	I/O port	t1	T1CKI	
mc	MCLR	wr	WR	
Uppero	case letters and their meanings:			
S				
F	Fall	P	Period	
н	High	R	Rise	
1	Invalid (Hi-impedance)	V	Valid	
L	Low	Z	Hi-impedance	
FIGURE	15-1: LOAD CONDITIONS			



PIC16C71X

Applicable Devices 710 71 711 715

15.5 Timing Diagrams and Specifications



FIGURE 15-2: EXTERNAL CLOCK TIMING

TABLE 15-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKIN Frequency	DC	—	4	MHz	XT osc mode
		(Note 1)	DC	—	4	MHz	HS osc mode (-04)
			DC	—	20	MHz	HS osc mode (-20)
			DC	—	200	kHz	LP osc mode
		Oscillator Frequency	DC	—	4	MHz	RC osc mode
		(Note 1)	0.1	_	4	MHz	XT osc mode
			1	_	4	MHz	HS osc mode
			1	—	20	MHz	HS osc mode
1	Tosc	External CLKIN Period	250	—	—	ns	XT osc mode
		(Note 1)	250	—	—	ns	HS osc mode (-04)
			50	—	—	ns	HS osc mode (-20)
			5	—	—	μs	LP osc mode
		Oscillator Period	250	—	—	ns	RC osc mode
		(Note 1)	250	—	10,000	ns	XT osc mode
			250	—	1,000	ns	HS osc mode (-04)
			50	—	1,000	ns	HS osc mode (-20)
			5	—	—	μs	LP osc mode
2	TCY	Instruction Cycle Time (Note 1)	1.0	Тсү	DC	μs	TCY = 4/Fosc
3	TosL,	External Clock in (OSC1) High or	50	—	—	ns	XT oscillator
	TosH	Low Time	2.5	—	—	μs	LP oscillator
			10	—	—	ns	HS oscillator
4	TosR,	External Clock in (OSC1) Rise or	25	_	—	ns	XT oscillator
	TosF	Fall Time	50	—	—	ns	LP oscillator
			15		—	ns	HS oscillator

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices. OSC2 is disconnected (has no loading) for the PIC16C71.



FIGURE 16-22: IOL VS. VOL, VDD = 5V



APPENDIX A:

The following are the list of modifications over the PIC16C5X microcontroller family:

- Instruction word length is increased to 14-bits. This allows larger page sizes both in program memory (1K now as opposed to 512 before) and register file (68 bytes now versus 32 bytes before).
- 2. A PC high latch register (PCLATH) is added to handle program memory paging. Bits PA2, PA1, PA0 are removed from STATUS register.
- 3. Data memory paging is redefined slightly. STATUS register is modified.
- Four new instructions have been added: RETURN, RETFIE, ADDLW, and SUBLW.
 Two instructions TRIS and OPTION are being phased out although they are kept for compati-bility with PIC16C5X.
- 5. OPTION and TRIS registers are made addressable.
- 6. Interrupt capability is added. Interrupt vector is at 0004h.
- 7. Stack size is increased to 8 deep.
- 8. Reset vector is changed to 0000h.
- Reset of all registers is revisited. Five different reset (and wake-up) types are recognized. Registers are reset differently.
- 10. Wake up from SLEEP through interrupt is added.
- 11. Two separate timers, Oscillator Start-up Timer (OST) and Power-up Timer (PWRT) are included for more reliable power-up. These timers are invoked selectively to avoid unnecessary delays on power-up and wake-up.
- 12. PORTB has weak pull-ups and interrupt on change feature.
- 13. T0CKI pin is also a port pin (RA4) now.
- 14. FSR is made a full eight bit register.
- "In-circuit serial programming" is made possible. The user can program PIC16CXX devices using only five pins: VDD, Vss, MCLR/VPP, RB6 (clock) and RB7 (data in/out).
- PCON status register is added with a Power-on Reset status bit (POR).
- 17. Code protection scheme is enhanced such that portions of the program memory can be protected, while the remainder is unprotected.
- Brown-out protection circuitry has been added. Controlled by configuration word bit BODEN. Brown-out reset ensures the device is placed in a reset condition if VDD dips below a fixed setpoint.

APPENDIX B: COMPATIBILITY

To convert code written for PIC16C5X to PIC16CXX, the user should take the following steps:

- 1. Remove any program memory page select operations (PA2, PA1, PA0 bits) for CALL, GOTO.
- 2. Revisit any computed jump operations (write to PC or add to PC, etc.) to make sure page bits are set properly under the new scheme.
- 3. Eliminate any data memory page switching. Redefine data variables to reallocate them.
- 4. Verify all writes to STATUS, OPTION, and FSR registers since these have changed.
- 5. Change reset vector to 0000h.

NOTES: