



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	13
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 4x8b
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c715-04-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		PIC16C710	PIC16C71	PIC16C711	PIC16C715	PIC16C72	PIC16CR72 ⁽¹⁾
Clock	Maximum Frequency of Operation (MHz)	20	20	20	20	20	20
	EPROM Program Memory (x14 words)	512	1K	1K	2K	2К	—
Memory	ROM Program Memory (14K words)	_	_	_	_	_	2K
	Data Memory (bytes)	36	36	68	128	128	128
	Timer Module(s)	TMR0	TMR0	TMR0	TMR0	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2
Peripherals	Capture/Compare/PWM Module(s)		—	_		1	1
	Serial Port(s) (SPI/I ² C, USART)	_		_	_	SPI/I ² C	SPI/I ² C
	Parallel Slave Port	_	—	—	_	—	—
	A/D Converter (8-bit) Channels	4	4	4	4	5	5
	Interrupt Sources	4	4	4	4	8	8
	I/O Pins	13	13	13	13	22	22
	Voltage Range (Volts)	2.5-6.0	3.0-6.0	2.5-6.0	2.5-5.5	2.5-6.0	3.0-5.5
Features	In-Circuit Serial Programming	Yes	Yes	Yes	Yes	Yes	Yes
	Brown-out Reset	Yes	—	Yes	Yes	Yes	Yes
	Packages	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP	28-pin SDIP, SOIC, SSOP	28-pin SDIP, SOIC, SSOP

TABLE 1-1: PIC16C71X FAMILY OF DEVICES

		PIC16C73A	PIC16C74A	PIC16C76	PIC16C77
Clock	Maximum Frequency of Operation (MHz)	20	20	20	20
Memory	EPROM Program Memory (x14 words)	4K	4K	8K	8K
	Data Memory (bytes)	192	192	376	376
	Timer Module(s)	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2
Peripherals	Capture/Compare/PWM Module(s)	2	2	2	2
	Serial Port(s) (SPI/I ² C, USART)	SPI/I ² C, USART	SPI/I ² C, USART	SPI/I ² C, USART	SPI/I ² C, USART
	Parallel Slave Port	—	Yes	—	Yes
	A/D Converter (8-bit) Channels	5	8	5	8
	Interrupt Sources	11	12	11	12
	I/O Pins	22	33	22	33
	Voltage Range (Volts)	2.5-6.0	2.5-6.0	2.5-6.0	2.5-6.0
Features	In-Circuit Serial Programming	Yes	Yes	Yes	Yes
	Brown-out Reset	Yes	Yes	Yes	Yes
	Packages	28-pin SDIP, SOIC	40-pin DIP; 44-pin PLCC, MQFP, TQFP	28-pin SDIP, SOIC	40-pin DIP; 44-pin PLCC, MQFP, TQFP

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16C7XX Family devices use serial programming with clock pin RB6 and data pin RB7.

Note 1: Please contact your local Microchip sales office for availability of these devices.

NOTES:

5.2 PORTB and TRISB Registers

PORTB is an 8-bit wide bi-directional port. The corresponding data direction register is TRISB. Setting a bit in the TRISB register puts the corresponding output driver in a hi-impedance input mode. Clearing a bit in the TRISB register puts the contents of the output latch on the selected pin(s).

EXAMPLE 5-2: INITIALIZING PORTB

BCF	STATUS,	RP0	;	
CLRF	PORTB		;	Initialize PORTB by
			;	clearing output
			;	data latches
BSF	STATUS,	RP0	;	Select Bank 1
MOVLW	0xCF		;	Value used to
			;	initialize data
			;	direction
MOVWF	TRISB		;	Set RB<3:0> as inputs
			;	RB<5:4> as outputs
			;	RB<7:6> as inputs

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit $\overline{\text{RBPU}}$ (OPTION<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

FIGURE 5-3: BLOCK DIAGRAM OF RB3:RB0 PINS



Four of PORTB's pins, RB7:RB4, have an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e. any RB7:RB4 pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON<0>).

This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition, and allow flag bit RBIF to be cleared.

This interrupt on mismatch feature, together with software configurable pull-ups on these four pins allow easy interface to a keypad and make it possible for wake-up on key-depression. Refer to the Embedded Control Handbook, *"Implementing Wake-Up on Key Stroke"* (AN552).

Note:	For the PIC16C71
	if a change on the I/O pin should occur
	when the read operation is being executed
	(start of the Q2 cycle), then interrupt flag bit
	RBIF may not get set.

The interrupt on change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt on change feature. Polling of PORTB is not recommended while using the interrupt on change feature.

TABLE 5-4:	SUMMARY OF REGISTERS	ASSOCIATED WITH PORTE
-		

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
06h, 106h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
86h, 186h	TRISB	PORTB Data Direction Register						1111 1111	1111 1111		
81h, 181h	OPTION	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

PIC16C71X



FIGURE 6-3: TIMER0 TIMING: INTERNAL CLOCK/PRESCALE 1:2

FIGURE 6-4: TIMER0 INTERRUPT TIMING



FIGURE 8-14: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- required only if VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - R < 40 kΩ is recommended to make sure that voltage drop across R does not violate the device's electrical specification.
 - 3: $R1 = 100\Omega$ to $1 k\Omega$ will limit any current flowing into \overline{MCLR} from external capacitor C in the event of \overline{MCLR}/VPP pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

FIGURE 8-15: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 1



- 2: Internal brown-out detection on the PIC16C710/711/715 should be disabled when using this circuit.
- 3: Resistors should be adjusted for the characteristics of the transistor.

FIGURE 8-16: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 2



Note 1: This brown-out circuit is less expensive, albeit less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$V_{DD} \bullet \frac{R1}{R1 + R2} = 0.7V$$

- 2: Internal brown-out detection on the PIC16C710/711/715 should be disabled when using this circuit.
- 3: Resistors should be adjusted for the characteristics of the transistor.

8.5 Interrupts

Applicable Devices71071711715

The PIC16C71X family has 4 sources of interrupt.

Interrupt Sources
External interrupt RB0/INT
TMR0 overflow interrupt
PORTB change interrupts (pins RB7:RB4)
A/D Interrupt
The interrupt control register (INTCON) records indi-

vidual interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note:	Individual interrupt flag bits are set regard-
	less of the status of their corresponding
	mask bit or the GIE bit.

A global interrupt enable bit, GIE (INTCON<7>) enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. When bit GIE is enabled, and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set regardless of the status of the GIE bit. The GIE bit is cleared on reset.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine as well as sets the GIE bit, which re-enables interrupts.

The RB0/INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flags are contained in the special function registers PIR1 and PIR2. The corresponding interrupt enable bits are contained in special function registers PIE1 and PIE2, and the peripheral interrupt enable bit is contained in special function register INTCON.

When an interrupt is responded to, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts. For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs (Figure 8-19). The latency is the same for one or two cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.

Note: For the PIC16C71 If an interrupt occurs while the Global Interrupt Enable (GIE) bit is being cleared, the GIE bit may unintentionally be re-enabled by the user's Interrupt Service Routine (the RETFIE instruction). The events the would cause this to occur are:							
	1	. An instruction clears the GIE bit while an interrupt is acknowledged.					
	2	2. The program branches to the Interrupt vector and executes the Interrupt Service Routine.					
	 The Interrupt Service Routine completes with the execution of the RETFILE instruction. This causes the GIE bit to be set (enables interrupts), and the program returns to the instruction after the one which was meant to distable interrupts. 						
	F	Perform the following to ensure that inter- upts are globally disabled:					
LOOP	BCF	INTCON, GIE ; Disable global ; interrupt bit					
	BTFSC	INTCON, GIE ; Global interrupt ; disabled?					
	GOTO	LOOP : NO try again					

:

Yes, continue

with program

flow

8.5.1 INT INTERRUPT

External interrupt on RB0/INT pin is edge triggered: either rising if bit INTEDG (OPTION<6>) is set, or falling, if the INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, flag bit INTF (INTCON<1>) is set. This interrupt can be disabled by clearing enable bit INTE (INTCON<4>). Flag bit INTF must be cleared in software in the interrupt service routine before re-enabling this interrupt. The INT interrupt can wake-up the processor from SLEEP, if bit INTE was set prior to going into SLEEP. The status of global interrupt enable bit GIE decides whether or not the processor branches to the interrupt vector following wake-up. See Section 8.8 for details on SLEEP mode.

8.5.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set flag bit T0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit T0IE (INTCON<5>). (Section 6.0)

8.5.3 PORTB INTCON CHANGE

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<4>). (Section 5.2)

For the PIC16C71 Note: if a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the RBIF interrupt flag may not get set.

	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
OSC1 /					
CLKOUT ③	(4)			/	
INT pin		1	1 1 1 1		1 1 1 1 1 1 1 1
INTF flag (INTCON<1>)			Interrupt Latency (2)		
GIE bit (INTCON<7>)					
INSTRUCTION	FLOW		, , , , , , , , , , , , , , , , , , , ,		· · · · · · · · · · · · · · · · · · ·
PC	PC	PC+1	PC+1	X 0004h	X 0005h
Instruction (fetched	Inst (PC)	Inst (PC+1)	_	Inst (0004h)	Inst (0005h)
Instruction {	Inst (PC-1)	Inst (PC)	Dummy Cycle	Dummy Cycle	Inst (0004h)

FIGURE 8-19: INT PIN INTERRUPT TIMING

Note 1: INTF flag is sampled here (every Q1).

2: Interrupt latency = 3-4 Tcy where Tcy = instruction cycle time. Latency is the same whether Inst (PC) is a single cycle or a 2-cycle instruction.

3: CLKOUT is available only in RC oscillator mode. 4: For minimum width of INT pulse, refer to AC specs.

5: INTF is enabled to be set anytime during the Q4-Q1 cycles.

NOP	No Operation						
Syntax:	[label]	NOP					
Operands:	None						
Operation:	No opera	ition					
Status Affected:	None						
Encoding:	00	0000	0xx0	0000			
Description:	No operati	ion.					
Words:	1						
Cycles:	1						
Q Cycle Activity:	Q1	Q2	Q3	Q4			
	Decode	NOP	NOP	NOP			
Example	NOP						

RETFIE	Return from Interrupt						
Syntax:	[label]	RETFIE					
Operands:	None						
Operation:	$\begin{array}{l} TOS \to F \\ 1 \to GIE \end{array}$	$\begin{array}{l} \text{TOS} \rightarrow \text{PC}, \\ 1 \rightarrow \text{GIE} \end{array}$					
Status Affected:	None						
Encoding:	00	0000	0000	1001			
Description.	and Top of Stack (TOS) is loaded in the PC. Interrupts are enabled by set- ting Global Interrupt Enable bit, GIE (INTCON<7>). This is a two cycle instruction.						
Words:	1						
Cycles:	2						
Q Cycle Activity:	Q1	Q2	Q3	Q4			
1st Cycle	Decode	NOP	Set the GIE bit	Pop from the Stack			
2nd Cycle	NOP	NOP	NOP	NOP			
Example	RETFIE						

Example

After Interrupt PC = TOS GIE = 1

OPTION	Load Option Register					
Syntax:	[label]	OPTION	٧			
Operands:	None					
Operation:	$(W) \rightarrow O$	PTION				
Status Affected:	None					
Encoding:	00	0000	0110	0010		
Description: Words: Cycles: Example	The conter loaded in t instruction patibility w Since OPT register, th it. 1	nts of the he OPTIC is suppol ith PIC16 TION is a le user ca	W register DN registe rted for coo C5X produ readable/v n directly a	r are r. This de com- ucts. vritable address		
	To maintain upward compatibility with future PIC16CXX products, do not use this instruction.					

PIC16C71X

XORLW	Exclusiv	Exclusive OR Literal with W						
Syntax:	[label]	XORL	V k					
Operands:	$0 \le k \le 2$	$0 \le k \le 255$						
Operation:	(W) .XO	$R.k \rightarrow (N)$	N)					
Status Affected:	Z							
Encoding:	11	1010	kkkk	kkkk				
Description:	The contents of the W register are XOR'ed with the eight bit literal 'k'. The result is placed in the W regis- ter.							
Words:	1							
Cycles:	1							
Q Cycle Activity:	Q1	Q2	Q3	Q4				
	Decode	Read literal 'k'	Process data	Write to W				
Example:	XORLW	0xAF						
	Before II	nstructio	n					
		W = 0xB5						
	After Ins	After Instruction						
		W =	0x1A					

XORWF	Exclusive OR W with f					
Syntax:	[<i>label</i>]	XORWF	f,d			
Operands:	0 ≤ f ≤ 127 d ∈ [0,1]					
Operation:	(W) .XOF	$R.\left(f\right)\to($	dest)			
Status Affected:	Z					
Encoding:	00	0110	dfff	ffff		
Description:	Exclusive register wi result is st is 1 the res 'f'.	OR the co th registe ored in th sult is stor	ontents of r 'f'. If 'd' is e W regist ed back in	the W 0 the er. If 'd' register		
Words:	1					
Cycles:	1					
Q Cycle Activity:	Q1	Q2	Q3	Q4		
	Decode	Read register 'f'	Process data	Write to dest		
Example	XORWF	REG	1			
	Before In	struction	1			
	$\begin{array}{rcl} REG &=& 0xAF \\ W &=& 0xB5 \end{array}$					
	After Inst	ruction				
		REG W	= 0x = 0x	1A B5		

Applicable Devices 710 71 711 715

		Standa Operati	ind Operation	t ing ratur	Conditio	ons (un ≤ T	less otherwise stated) A ≤ +70°C (commercial)
DC CHAI	RACTERISTICS				-40°C	; ≤ l	$A \le +85^{\circ}C$ (industrial)
		Oporati	ing voltage		-40 (2 rango a	ו≥ ג Nocoba	$A \leq +125$ C (extended)
		Section	11.2.		J lange a	5 06201	ibed in DC spec Section 11.1 and
Param No.	Characteristic	Sym	Min	Тур †	Max	Units	Conditions
	Output Low Voltage						
D080	I/O ports	Vol	-	-	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C
D080A			-	-	0.6	V	IOL = 7.0 mA, VDD = 4.5V, -40°C to +125°C
D083	OSC2/CLKOUT (RC osc config)		-	-	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C
D083A			-	-	0.6	V	IOL = 1.2 mA, VDD = 4.5V, -40°C to +125°C
	Output High Voltage						
D090	I/O ports (Note 3)	Vон	Vdd - 0.7	-	-	V	IOH = -3.0 mA, VDD = 4.5V, -40°С to +85°С
D090A			Vdd - 0.7	-	-	V	IOH = -2.5 mA, VDD = 4.5V, -40°C to +125°C
D092	OSC2/CLKOUT (RC osc config)		Vdd - 0.7	-	-	V	IOH = -1.3 mA, VDD = 4.5V, -40°С to +85°С
D092A			Vdd - 0.7	-	-	V	IOH = -1.0 mA, VDD = 4.5V, -40°C to +125°C
D130*	Open-Drain High Voltage	Vod	-	-	14	V	RA4 pin
	Capacitive Loading Specs on Output Pins						
D100	OSC2 pin	Cosc2	-	-	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1.
D101	All I/O pins and OSC2 (in RC mode)	Сю	-	-	50	pF	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C7X be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

Applicable Devices 710 71 711 715

FIGURE 11-7: A/D CONVERSION TIMING



TABLE 11-7: A/D CONVERSION REQUIREMENTS

No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
130	TAD	A/D clock period	PIC16 C 710/711	1.6	_		μs	Tosc based, VREF ≥ 3.0V
			PIC16LC710/711	2.0	_	_	μs	Tosc based, VREF full range
			PIC16 C 710/711	2.0*	4.0	6.0	μs	A/D RC mode
			PIC16 LC 710/711	3.0*	6.0	9.0	μs	A/D RC mode
131	TCNV	Conversion time (not including S/H time). (Note 1)		—	9.5	_	TAD	
132	TACQ	Acquisition time		Note 2	20	_	μs	
				5*	_	_	μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 19.5 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).
134	TGO	Q4 to AD clock start		_	Tosc/2§		_	If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.
135	Tswc	Switching from co	nvert \rightarrow sample time	1.5§	_	_	TAD	

These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not t tested.

This specification ensured by design. §

Note 1: ADRES register may be read on the following TCY cycle.

2: See Section 7.1 for min conditions.

FIGURE 12-25: TYPICAL IDD vs. FREQUENCY (LP MODE, 25°C)







Applicable Devices 710 71 711 715

FIGURE 12-27: TYPICAL IDD vs. FREQUENCY (XT MODE, 25°C)



FIGURE 12-28: MAXIMUM IDD vs. FREQUENCY (XT MODE, -40°C TO 85°C)



Applicable Devices 710 71 711 715

FIGURE 12-29: TYPICAL IDD vs. FREQUENCY (HS MODE, 25°C)



FIGURE 12-30: MAXIMUM IDD vs. FREQUENCY (HS MODE, -40°C TO 85°C)



PIC16C71X

Applicable Devices71071711715

13.5 <u>Timing Diagrams and Specifications</u>

FIGURE 13-2: EXTERNAL CLOCK TIMING



TABLE 13-2: CLOCK TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
	Fos	External CI KIN Frequency	DC		4	MHZ	XTosc mode
	100	(Note 1)		_	4		HS osc mode (PIC16C715-04)
			DC	_	20	MHZ	HS osc mode (PIC16C715-20)
			DC	_	200	kHz	LP osc mode
		Oscillator Frequency	DC	—		MHz	RC osc mode
		(Note 1)	0.1		4	MHz	XT osc mode
			4	$ \langle \rangle$	4	MHz	HS osc mode (PIC16C715-04)
			4	$\wedge - \land$	10	MHz	HS osc mode (PIC16C715-10)
			4		20	MHz	HS osc mode (PIC16C715-20)
		<	5	$\bigvee \downarrow \setminus$	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250	\searrow	_	ns	XT osc mode
		(Note 1)	250	Ň	—	ns	HS osc mode (PIC16C715-04)
			100	$ $	—	ns	HS osc mode (PIC16C715-10)
			50	—	-	ns	HS osc mode (PIC16C715-20)
			> 5	—		μs	LP osc mode
		Oscillator Period	250	—	—	ns	RC osc mode
			250	—	10,000	ns	XT osc mode
			250	—	250	ns	HS osc mode (PIC16C715-04)
			100	—	250	ns	HS osc mode (PIC16C715-10)
		$() \subset ($	50	_	250	ns	HS osc mode (PIC16C715-20)
		$\bigvee \land \searrow$	5	_	_	μs	LP osc mode
2 /	TGY	Instruction Cycle Time (Note 1)	200	—	DC	ns	Tcy = 4/Fosc
3/	ŢosĻ,	External Clock in (OSC1) High	50	—	—	ns	XT oscillator
$ \setminus \setminus$	TosH	or Low Time	2.5	—	—	μs	LP oscillator
	\leq		10			ns	HS oscillator
4	TosR,	External Clock in (OSC1) Rise		—	25	ns	XT oscillator
	TosF	or Fall Time	—	—	50	ns	LP oscillator
			-	—	15	ns	HS oscillator

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices. OSC2 is disconnected (has no loading) for the PIC16C715.

Applicable Devices 710 71 711 715





TABLE 14-1: RC OSCILLATOR FREQUENCIES

FIGURE 14-18: TYPICAL IDD vs.

Coxt	Port	Average				
CEXI	NEXI	Fosc @ 5V, 25°C				
22 pF	5k	4.12 MHz	± 1.4%			
	10k	2.35 MHz	± 1.4%			
	100k	268 kHz	±1,1%			
100 pF	3.3k	1.80 MHz	±1.0%			
	5k	1.27 MHz	± 1.0%			
	10k	688 KHz	± 1.2%			
	100k	77.2 kHz	± 1.0%			
300 pF	3.3k	707 kHz	± 1.4%			
	5k	501 kHz /	± 1.2%			
	10k	269 kHz	± 1.6%			
	100k	28.3 kHz	± 1.1%			

The percentage variation-indicated here is part to part variation due to normal process distribution. The variation indicated is ± 3 standard deviation from average value for VDD = 5V.



FIGURE 14-20: TRANSCONDUCTANCE(gm) OF LP OSCILLATOR vs. VDD



FIGURE 14-21: TRANSCONDUCTANCE(gm) OF XT OSCILLATOR vs. VDD



17.0 PACKAGING INFORMATION

17.1 <u>18-Lead Ceramic CERDIP Dual In-line with Window (300 mil) (JW)</u>



Package Group: Ceramic CERDIP Dual In-Line (CDP)							
	Millimeters						
Symbol	Min	Max	Notes	Min	Max	Notes	
α	0°	10°		0°	10°		
А		5.080			0.200		
A1	0.381	1.7780		0.015	0.070		
A2	3.810	4.699		0.150	0.185		
A3	3.810	4.445		0.150	0.175		
В	0.355	0.585		0.014	0.023		
B1	1.270	1.651	Typical	0.050	0.065	Typical	
С	0.203	0.381	Typical	0.008	0.015	Typical	
D	22.352	23.622		0.880	0.930		
D1	20.320	20.320	Reference	0.800	0.800	Reference	
E	7.620	8.382		0.300	0.330		
E1	5.588	7.874		0.220	0.310		
e1	2.540	2.540	Reference	0.100	0.100	Reference	
eA	7.366	8.128	Typical	0.290	0.320	Typical	
eB	7.620	10.160		0.300	0.400		
L	3.175	3.810		0.125	0.150		
N	18	18		18	18		
S	0.508	1.397		0.020	0.055		
S1	0.381	1.270		0.015	0.050		

APPENDIX C: WHAT'S NEW

1. Consolidated all pin compatible 18-pin A/D based devices into one data sheet.

APPENDIX D: WHAT'S CHANGED

- 1. Minor changes, spelling and grammatical changes.
- 2. Low voltage operation on the PIC16LC710/711/ 715 has been reduced from 3.0V to 2.5V.
- 3. Part numbers of the PIC16C70 and PIC16C71A have changed to PIC16C710 and PIC16C711, respectively.

TO bit	
TOSE bit	
TRISA Register	
TRISB Register	
Two's Complement	7
U	

0	
Upward Compatibility	
UV Erasable Devices	

W

W Register	
ALU	7
Wake-up from SLEEP	
Watchdog Timer (WDT)	
WDT	
Block Diagram	
Programming Considerations .	65
Timeout	
WDT Period	
WDTE bit	
Z	

Z bit .		
Zero b	bit	7

LIST OF EXAMPLES

Example 3-1:	Instruction Pipeline Flow 10
Example 4-1:	Call of a Subroutine in Page 1 from
	Page 0 24
Example 4-2:	Indirect Addressing 24
Example 5-1:	Initializing PORTA
Example 5-2:	Initializing PORTB
Example 5-3:	Read-Modify-Write Instructions
	on an I/O Port 30
Example 6-1:	Changing Prescaler (Timer0→WDT) 35
Example 6-2:	Changing Prescaler (WDT→Timer0) 35
Equation 7-1:	A/D Minimum Charging Time 40
Example 7-1:	Calculating the Minimum Required
	Aquisition Time 40
Example 7-2:	A/D Conversion
Example 7-3:	4-bit vs. 8-bit Conversion Times 43
Example 8-1:	Saving STATUS and W Registers
	in RAM 64

LIST OF FIGURES

Figure 3-1:	PIC16C71X Block Diagram	8
Figure 3-2:	Clock/Instruction Cycle	10
Figure 4-1:	PIC16C710 Program Memory Map	
	and Stack	11
Figure 4-2:	PIC16C71/711 Program Memory Map	
-	and Stack	11
Figure 4-3:	PIC16C715 Program Memory Map	
	and Stack	11
Figure 4-4:	PIC16C710/71 Register File Map	12
Figure 4-5:	PIC16C711 Register File Map	13
Figure 4-6:	PIC16C715 Register File Map	13
Figure 4-7:	Status Register (Address 03h, 83h)	17
Figure 4-8:	OPTION Register (Address 81h, 181h)	18
Figure 4-9:	INTCON Register (Address 0Bh, 8Bh)	19
Figure 4-10:	PIE1 Register (Address 8Ch)	20
Figure 4-11:	PIR1 Register (Address 0Ch)	21
Figure 4-12:	PCON Register (Address 8Eh),	
	PIC16C710/711	22
Figure 4-13:	PCON Register (Address 8Eh),	
	PIC16C715	22
Figure 4-14:	Loading of PC In Different Situations	23
Figure 4-15:	Direct/Indirect Addressing	24
Figure 5-1:	Block Diagram of RA3:RA0 Pins	25
Figure 5-2:	Block Diagram of RA4/T0CKI Pin	25
Figure 5-3:	Block Diagram of RB3:RB0 Pins	27
Figure 5-4:	Block Diagram of RB7:RB4 Pins	
	(PIC16C71)	28
Figure 5-5:	Block Diagram of RB7:RB4 Pins	
	(PIC16C710/711/715)	28
Figure 5-6:	Successive I/O Operation	30
Figure 6-1:	Timer0 Block Diagram	31
Figure 6-2:	Timer0 Timing: Internal Clock/	
	No Prescale	31
Figure 6-3:	Timer0 Timing: Internal Clock/	
	Prescale 1:2	32
Figure 6-4:	Timer0 Interrupt Timing	32
Figure 6-5:	Timer0 Timing with External Clock	33
Figure 6-6:	Block Diagram of the Timer0/	
	WDT Prescaler	34
Figure 7-1:	ADCON0 Register (Address 08h),	
	PIC16C710/71/711	37
Figure 7-2:	ADCON0 Register (Address 1Fh),	
	PIC16C715	38

NOTES: