



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	13
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 4x8b
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	18-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c715-20-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.0 PIC16C71X DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in the PIC16C71X Product Identification System section at the end of this data sheet. When placing orders, please use that page of the data sheet to specify the correct part number.

For the PIC16C71X family, there are two device "types" as indicated in the device number:

- 1. **C**, as in PIC16**C**71. These devices have EPROM type memory and operate over the standard voltage range.
- 2. LC, as in PIC16LC71. These devices have EPROM type memory and operate over an extended voltage range.

2.1 UV Erasable Devices

The UV erasable version, offered in CERDIP package is optimal for prototype development and pilot programs. This version can be erased and reprogrammed to any of the oscillator modes.

Microchip's PICSTART[®] Plus and PRO MATE[®] II programmers both support programming of the PIC16C71X.

2.2 <u>One-Time-Programmable (OTP)</u> <u>Devices</u>

The availability of OTP devices is especially useful for customers who need the flexibility for frequent code updates and small volume applications.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must also be programmed.

2.3 <u>Quick-Turnaround-Production (QTP)</u> <u>Devices</u>

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

2.4 <u>Serialized Quick-Turnaround</u> <u>Production (SQTPSM) Devices</u>

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random, or sequential.

Serial programming allows each device to have a unique number which can serve as an entry-code, password, or ID number.

FIGURE 3-1: PIC16C71X BLOCK DIAGRAM



4.2.2.4 PIE1 REGISTER

Applicable Devices 710 71 711 715

This register contains the individual enable bits for the Peripheral interrupts.

FIGURE 4-10: PIE1 REGISTER (ADDRESS 8Ch)



Note: Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt.

FIGURE 8-14: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- required only if VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - R < 40 kΩ is recommended to make sure that voltage drop across R does not violate the device's electrical specification.
 - 3: $R1 = 100\Omega$ to $1 k\Omega$ will limit any current flowing into \overline{MCLR} from external capacitor C in the event of \overline{MCLR}/VPP pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

FIGURE 8-15: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 1



- 2: Internal brown-out detection on the PIC16C710/711/715 should be disabled when using this circuit.
- 3: Resistors should be adjusted for the characteristics of the transistor.

FIGURE 8-16: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 2



Note 1: This brown-out circuit is less expensive, albeit less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$V_{DD} \bullet \frac{R1}{R1 + R2} = 0.7V$$

- 2: Internal brown-out detection on the PIC16C710/711/715 should be disabled when using this circuit.
- 3: Resistors should be adjusted for the characteristics of the transistor.

PIC16C71X

CLRF	Clear f						
Syntax:	[<i>label</i>] C	LRF f					
Operands:	$0 \le f \le 12$	$0 \le f \le 127$					
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$						
Status Affected:	Z						
Encoding:	00	0001	lfff	ffff			
Description:	The contents of register 'f' are cleared and the Z bit is set.						
Words:	1						
Cycles:	1						
Q Cycle Activity:	Q1	Q2	Q3	Q4			
	Decode	Read Process Write register data register 'f'					
Example	CLRF	FLAG	G_REG				
	Before Instruction FLAG_REG = 0x5A After Instruction						
		FLAG_RE Z	=	0x00 1			

CLRW	Clear W					
Syntax:	[label]	CLRW				
Operands:	None					
Operation:	$00h \rightarrow (V 1 \rightarrow Z$	V)				
Status Affected:	Z					
Encoding:	00	0001	0xxx	xxxx		
Description:	W register set.	is cleare	d. Zero bit	(Z) is		
Words:	1					
Cycles:	1					
Q Cycle Activity:	Q1	Q2	Q3	Q4		
	Decode	NOP	Process data	Write to W		
Example	CLRW					
	Before In	struction	1			
	W = 0x5A					
	After Instruction					
		W = Z =	0x00 1			
		-	•			
CLRWDT	Clear Wa	tchdog	Timer			
Syntax:	[label]	CLRWD	Т			
Operands:	None					
Operation:	$00h \rightarrow W$					
	$0 \rightarrow WDT \\ 1 \rightarrow \overline{TO}$	r presca	ler,			
	$1 \rightarrow \overline{PD}$					
Status Affected:	TO, PD					
Status Affected: Encoding:	TO , PD	0000	0110	0100		
Encoding:	00 CLRWDT in	struction	resets the	Watch-		
	00	struction It also re	resets the sets the pi	Watch- rescaler		
Encoding:	00 CLRWDT in dog Timer of the WD	struction It also re	resets the sets the pi	Watch- rescaler		
Encoding: Description:	00 CLRWDT in dog Timer of the WD are set.	struction It also re	resets the sets the pi	Watch- rescaler		
Encoding: Description: Words:	00 CLRWDT in dog Timer of the WD are set. 1	struction It also re	resets the sets the pi	Watch- rescaler		
Encoding: Description: Words: Cycles:	00 CLRWDT in dog Timer of the WD are set. 1 1	Instruction It also re T. Status I	resets the set <u>s</u> the pr bits TO and	Watch- re <u>sca</u> ler d PD		
Encoding: Description: Words: Cycles:	00 CLRWDT in dog Timer, of the WD are set. 1 1 2 Q1	Istruction It also re T. Status I	resets the sets the pl pits TO and Q3 Process	Watch- rescaler d PD Q4 Clear WDT		
Encoding: Description: Words: Cycles: Q Cycle Activity:	00 CLRWDT in dog Timer of the WD are set. 1 1 2 Q1 Decode	Q2	Q3 Process data	Watch- rescaler d PD Q4 Clear WDT		
Encoding: Description: Words: Cycles: Q Cycle Activity:	00 CLRWDT in dog Timer of the WD are set. 1 1 2 4 2 1 2 2 2 2 CLRWDT Before In	Q2 NOP Struction WDT cou	Q3 Process data	Watch- rescaler d PD Q4 Clear WDT		
Encoding: Description: Words: Cycles: Q Cycle Activity:	00 CLRWDT in dog Timer, of the WD are set. 1 1 2 0 2 1 0 2 0 2 0 2 0 2 0 2 0 2 0 2	Q2 NOP Struction WDT cou	Q3 Process data	Watch- re <u>sc</u> aler d PD Q4 Clear WDT Counter		
Encoding: Description: Words: Cycles: Q Cycle Activity:	00 CLRWDT in dog Timer, of the WD are set. 1 1 2 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0	Q2 NOP Struction WDT cou WDT cou WDT pres	Q3 Process data	Watch- rescaler d PD Q4 Clear WDT Counter ? 0x00 0		
Encoding: Description: Words: Cycles: Q Cycle Activity:	00 CLRWDT in dog Timer, of the WD are set. 1 1 2 Q1 Decode CLRWDT Before In After Inst	Q2 NOP Struction WDT cou WDT cou	Q3 Process data	Watch- rescaler d PD Q4 Clear WDT Counter ? 0x00		

INCFSZ	Increment f, Skip if 0							
Syntax:	[label]	INCFSZ	f,d					
Operands:	$\begin{array}{l} 0 \leq f \leq 12 \\ d \in \ [0,1] \end{array}$	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$						
Operation:	(f) + 1 \rightarrow	(f) + 1 \rightarrow (dest), skip if result = 0						
Status Affected:	None							
Encoding:	00	00 1111 dfff ffff						
Description:	The contents of register 'f' are incre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 1, the next instruction is executed. If the result is 0, a NOP is executed instead making it a 2Tcy instruction.							
Words:	1							
Cycles:	1(2)							
Q Cycle Activity:	Q1	Q2	Q3	Q4				
	Decode	Read register 'f'	Process data	Write to dest				
If Skip:	(2nd Cyc	le)						
	`Q1	 Q2	Q3	Q4				
	NOP	NOP	NOP	NOP				
Example	HERE INCFSZ CNT, 1 GOTO LOOP CONTINUE •							
	Before Instruction PC = address HERE After Instruction CNT = CNT + 1 if $CNT= 0$, PC = address CONTINUE if $CNT \neq 0$, PC = address HERE + 1							

IORLW			eral with			
Syntax:	[label]	IORLW	К			
Operands:	$0 \le k \le 2$	55				
Operation:	(W) .OR.	$k \rightarrow (W)$)			
Status Affected:	Z					
Encoding:	11 1000 kkkk kk					
Description:	The contents of the W register is OR'ed with the eight bit literal 'k'. The result is placed in the W register.					
Words:	1					
Cycles:	1					
Q Cycle Activity:	Q1	Q2	Q3	Q4		
	Decode	Read literal 'k'	Process data	Write to W		
Example	IORLW	0x35				
	Before In		1			
		W =	0x9A			
	After Instruction					
		W =	0xBF			

RLF	Rotate Left f through Carry	RRF	Rotate Right f through Carry
Syntax:	[<i>label</i>] RLF f,d	Syntax:	[<i>label</i>] RRF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$	Operands:	0 ≤ f ≤ 127 d ∈ [0,1]
Operation:	See description below	Operation:	See description below
Status Affected:	С	Status Affected:	С
Encoding:	00 1101 dfff ffff	Encoding:	00 1100 dfff ffff
Description:	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is stored back in register 'f'.	Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.
Words:	1	Words:	1
Cycles:	1	Cycles:	1
Q Cycle Activity:	Q1 Q2 Q3 Q4	Q Cycle Activity:	Q1 Q2 Q3 Q4
	Decode Read Process Write to data dest		Decode Read register data Virite to dest
Example	RLF REG1,0	Example	RRF REG1,0
	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$		$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$

PIC16C71X

SLEEP

[label]	SLEEF)		
None				
	,	ller,		
TO, PD				
00	0000	0110	0011	
The power-down status bit, PD is cleared. Time-out status bit, TO is set. Watchdog Timer and its pres- caler are cleared. The processor is put into SLEEP mode with the oscillator stopped.				
1				
1				
Q1	Q2	Q3	Q4	
Decode	NOP	NOP	Go to Sleep	
SLEEP				
	None $00h \rightarrow W$ $0 \rightarrow WD$ $1 \rightarrow TO,$ $0 \rightarrow PD$ TO, PD TO, PD 00 The power cleared. T set. Watch caler are The proce mode with See Section 1 1 Q1 Decode	None $00h \rightarrow WDT,$ $0 \rightarrow WDT \text{ prescal}$ $1 \rightarrow \overline{TO},$ $0 \rightarrow \overline{PD}$ $\overline{TO}, \overline{PD}$ $\boxed{00} 0000$ The power-down st cleared. Time-out s set. Watchdog Time caler are cleared. The processor is pr mode with the oscill See Section 8.8 for 1 1 Q1 $Q2\boxed{Decode} NOP$	None $00h \rightarrow WDT,$ $0 \rightarrow WDT prescaler,$ $1 \rightarrow TO,$ $0 \rightarrow PD$ TO, PD 00 0000 0110 The power-down status bit, F cleared. Time-out status bit, Set. Watchdog Timer and its caler are cleared. The processor is put into SLI mode with the oscillator stop See Section 8.8 for more det 1 1 Q1 Q2 Q3 Decode NOP NOP	

SUBLW	Subtract	W from	Literal		
Syntax:	[label]	SUBL	N k		
Operands:	$0 \le k \le 25$	55			
Operation:	k - (W) \rightarrow	• (W)			
Status Affected:	C, DC, Z				
Encoding:	11	110x	kkkk kkk		
Description:	The W register is subtracted (2's comple- ment method) from the eight bit literal 'k'. The result is placed in the W register.				
Words:	1				
Cycles:	1				
Q Cycle Activity:	Q1	Q2	Q3 Q4		
	Decode	Read literal 'k	Process Write to data		
Example 1:	SUBLW	0x02			
	Before Instruction				
		W = C = Z =	1 ? ?		
	After Inst	ruction			
		W = C = Z =	1 1; result is positive 0		
Example 2:	Before In:	structior	n		
		W = C = Z =	2 ? ?		
	After Inst	ruction			
		W = C = Z =	0 1; result is zero 1		
Example 3:	Before In	structior	ı		
Example 0.		W =	3		
Example 0.					
Example 0.		C = Z =	? ?		
	After Inst	Z =			
	After Inst	Z =			
	After Inst	Z = ruction	?		

PIC16C71X

XORLW	Exclusive OR Literal with W				
Syntax:	[label]	XORL	V k		
Operands:	$0 \le k \le 2$	255			
Operation:	(W) .XO	$R.k \rightarrow (N)$	N)		
Status Affected:	Z				
Encoding:	11	1010	kkkk	kkkk	
Description:	The contents of the W register are XOR'ed with the eight bit literal 'k'. The result is placed in the W regis- ter.				
Words:	1				
Cycles:	1				
Q Cycle Activity:	Q1	Q2	Q3	Q4	
	Decode	Read literal 'k'	Process data	Write to W	
Example:	XORLW	0xAF			
	Before I	nstructio	n		
		W =	0xB5		
	After Ins	truction			
		W =	0x1A		

XORWF	Exclusive OR W with f						
Syntax:	[label]	XORWF	f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$						
Operation:	(W) .XOF	$R.\left(f\right)\to($	dest)				
Status Affected:	Z						
Encoding:	00 0110 dfff ffff						
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.						
Words:	1						
Cycles:	1						
Q Cycle Activity:	Q1	Q2	Q3	Q4			
	Decode	Read register 'f'	Process data	Write to dest			
Example	XORWF	REG	1				
	Before In	struction	1				
		REG W	0/1	AF B5			
	After Inst	ruction					
		REG W	0/1	1A B5			

FIGURE 11-6: TIMER0 EXTERNAL CLOCK TIMINGS



TABLE 11-5: TIMER0 EXTERNAL CLOCK REQUIREMENTS

Param No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5Tcy + 20*	—		ns	Must also meet
			With Prescaler	10*	—	_	ns	parameter 42
41	Tt0L	T0CKI Low Pulse Width	No Prescaler	0.5TCY + 20*	—	_	ns	Must also meet
			With Prescaler	10*	—	-	ns	parameter 42
42	Tt0P	T0CKI Period		Greater of: 20 ns or <u>Tcy + 40</u> * N	_	_	ns	N = prescale value (2, 4,, 256)
48	Tcke2tmrl	Delay from external clock edg	e to timer increment	2Tosc	—	7Tosc	—	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 11-6:A/D CONVERTER CHARACTERISTICS:
PIC16C710/711-04 (COMMERCIAL, INDUSTRIAL, EXTENDED)
PIC16C710/711-10 (COMMERCIAL, INDUSTRIAL, EXTENDED)
PIC16LC710/711-04 (COMMERCIAL, INDUSTRIAL, EXTENDED)
PIC16LC710/711-04 (COMMERCIAL, INDUSTRIAL, EXTENDED)

Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
A01	NR	Resolution	—	_	8-bits	bit	$VREF = VDD, VSS \le AIN \le VREF$
A02	EABS	Absolute error	—	—	<±1	LSb	$VREF = VDD, VSS \le AIN \le VREF$
A03	EIL	Integral linearity error	_	_	< ± 1	LSb	$VREF = VDD, VSS \le AIN \le VREF$
A04	Edl	Differential linearity error	_	_	< ± 1	LSb	$VREF = VDD, VSS \le AIN \le VREF$
A05	Efs	Full scale error	_	_	< ± 1	LSb	$VREF = VDD, VSS \le AIN \le VREF$
A06	EOFF	Offset error	_	_	<±1	LSb	$VREF = VDD, VSS \le AIN \le VREF$
A10	—	Monotonicity	_	guaranteed	-	—	$VSS \leq VAIN \leq VREF$
A20	Vref	Reference voltage	2.5V	_	Vdd + 0.3	V	
A25	VAIN	Analog input voltage	Vss - 0.3	—	Vref + 0.3	V	
A30	ZAIN	Recommended impedance of analog voltage source	_	_	10.0	kΩ	
A40	IAD	A/D conversion current (VDD)	_	180	_	μA	Average current consumption when A/D is on. (Note 1)
A50	IREF	VREF input current (Note 2)	10	_	1000	μA	During VAIN acquisition. Based on differential of VHOLD to VAIN. To charge CHOLD see Section 7.1.
			—		10	μA	During A/D Conversion cycle

These parameters are characterized but not tested.

*

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When A/D is off, it will not consume any current other than minor leakage current.

The power-down current spec includes any such leakage from the A/D module.

2: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.

FIGURE 13-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, AND POWER-UP TIMER TIMING





TABLE 13-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET REQUIREMENTS

Parameter	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
No.	$ \searrow \lor$	\frown					
30	√mc⊾	MCLR Pulse Width (low)	2	—	_	μs	VDD = 5V, -40°C to +125°C
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +125°C
32	< Tost	Oscillation Start-up Timer Period	-	1024Tosc		—	Tosc = OSC1 period
33*	Tpwrt	Power up Timer Period	28	72	132	ms	VDD = 5V, -40°C to +125°C
34	Tıoz	I/O Hi-impedance from MCLR Low or Watchdog Timer Reset	—	_	2.1	μs	
35	TBOR	Brown-out Reset pulse width	100	—	_	μs	$VDD \le BVDD$ (D005)
36	TPER	Parity Error Reset		TBD		μs	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

14.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES FOR PIC16C715

The graphs and tables provided in this section are for design guidance and are not tested or guaranteed.

In some graphs or tables the data presented are outside specified operating range (i.e., outside specified VDD range). This is for information only and devices are guaranteed to operate properly only within the specified range.













FIGURE 15-3: CLKOUT AND I/O TIMING



TABLE 15-3: CLKOUT AND I/O TIMING REQUIREMENTS	TABLE 15-3:	CLKOUT AND I/O TIMING REQUIREMENTS
--	-------------	---

Parameter No.	Sym	Characteristic		Min	Тур†	Мах	Units	Conditions
10*	TosH2ckL	OSC1 [↑] to CLKOUT↓		_	15	30	ns	Note 1
11*	TosH2ckH	OSC1 [↑] to CLKOUT [↑]		—	15	30	ns	Note 1
12*	TckR	CLKOUT rise time		—	5	15	ns	Note 1
13*	TckF	CLKOUT fall time		—	5	15	ns	Note 1
14*	TckL2ioV	CLKOUT \downarrow to Port out valid		—	—	0.5Tcy + 20	ns	Note 1
15*	TioV2ckH	Port in valid before CLKOUT ↑		0.25Tcy + 25	—		ns	Note 1
16*	TckH2iol	Port in hold after CLKOUT ↑		0	—		ns	Note 1
17*	TosH2ioV	OSC1 [↑] (Q1 cycle) to Port out valid		-	_	80 - 100	ns	
18*	TosH2iol	OSC1 [↑] (Q2 cycle) to	PIC16 C 71	100	—		ns	
		Port input invalid (I/O in hold time)	PIC16 LC 71	200	—	_	ns	
19*	TioV2osH	Port input valid to OSC11	(I/O in setup time)	0	—	-	ns	
20*	TioR	Port output rise time	PIC16 C 71	—	10	25	ns	
			PIC16 LC 71	—	—	60	ns	
21*	TioF	Port output fall time	PIC16 C 71	—	10	25	ns	
			PIC16 LC 71	—	—	60	ns	
22††*	Tinp	INT pin high or low time		20	—		ns	
23††*	Trbp	RB7:RB4 change INT high	n or low time	20	—	_	ns	

* These parameters are characterized but not tested.

†Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

these parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.



FIGURE 15-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

TABLE 15-4:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP
TIMER REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	200	—	_	ns	VDD = 5V, -40°C to +85°C
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7*	18	33*	ms	VDD = 5V, -40°C to +85°C
32	Tost	Oscillation Start-up Timer Period	_	1024 Tosc	-	—	Tosc = OSC1 period
33	Tpwrt	Power-up Timer Period	28*	72	132*	ms	VDD = 5V, -40°C to +85°C
34	Tıoz	I/O High Impedance from MCLR Low	—	—	100	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



FIGURE 16-9: VTH (INPUT THRESHOLD VOLTAGE) OF I/O PINS VS. VDD





FIGURE 16-22: IOL VS. VOL, VDD = 5V



NOTES:

NOTES: