



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	13
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 4x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	18-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c715-20i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		PIC16C710	PIC16C71	PIC16C711	PIC16C715	PIC16C72	PIC16CR72 ⁽¹⁾
Clock	Maximum Frequency of Operation (MHz)	20	20	20	20	20	20
	EPROM Program Memory (x14 words)	512	1K	1K	2K	2К	—
Memory	ROM Program Memory (14K words)	_	_	_	_	_	2K
	Data Memory (bytes)	36	36	68	128	128	128
	Timer Module(s)	TMR0	TMR0	TMR0	TMR0	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2
Peripherals	Capture/Compare/PWM Module(s)		—	_		1	1
	Serial Port(s) (SPI/I ² C, USART)	_		_	_	SPI/I ² C	SPI/I ² C
	Parallel Slave Port	_	—	—	_	—	—
	A/D Converter (8-bit) Channels	4	4	4	4	5	5
	Interrupt Sources	4	4	4	4	8	8
	I/O Pins	13	13	13	13	22	22
	Voltage Range (Volts)	2.5-6.0	3.0-6.0	2.5-6.0	2.5-5.5	2.5-6.0	3.0-5.5
Features	In-Circuit Serial Programming	Yes	Yes	Yes	Yes	Yes	Yes
	Brown-out Reset	Yes	—	Yes	Yes	Yes	Yes
	Packages	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP	28-pin SDIP, SOIC, SSOP	28-pin SDIP, SOIC, SSOP

TABLE 1-1: PIC16C71X FAMILY OF DEVICES

		PIC16C73A	PIC16C74A	PIC16C76	PIC16C77
Clock	Maximum Frequency of Operation (MHz)	20	20	20	20
Memory	EPROM Program Memory (x14 words)	4K	4K	8K	8K
	Data Memory (bytes)	192	192	376	376
	Timer Module(s)	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2
Peripherals	Capture/Compare/PWM Module(s)	2	2	2	2
	Serial Port(s) (SPI/I ² C, USART)	SPI/I ² C, USART	SPI/I ² C, USART	SPI/I ² C, USART	SPI/I ² C, USART
	Parallel Slave Port	—	Yes	—	Yes
	A/D Converter (8-bit) Channels	5	8	5	8
	Interrupt Sources	11	12	11	12
	I/O Pins	22	33	22	33
	Voltage Range (Volts)	2.5-6.0	2.5-6.0	2.5-6.0	2.5-6.0
Features	In-Circuit Serial Programming	Yes	Yes	Yes	Yes
	Brown-out Reset	Yes	Yes	Yes	Yes
	Packages	28-pin SDIP, SOIC	40-pin DIP; 44-pin PLCC, MQFP, TQFP	28-pin SDIP, SOIC	40-pin DIP; 44-pin PLCC, MQFP, TQFP

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16C7XX Family devices use serial programming with clock pin RB6 and data pin RB7.

Note 1: Please contact your local Microchip sales office for availability of these devices.

								•	,		
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR, PER	Value on all other resets (3)
Bank 1				•	•			•			
80h ⁽¹⁾	INDF	Addressing	this location	uses conten	ts of FSR to	address data	a memory (n	ot a physical	register)	0000 0000	0000 0000
81h	OPTION	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h ⁽¹⁾	PCL	Program Co	ounter's (PC)	Least Signif	icant Byte					0000 0000	0000 0000
83h ⁽¹⁾	STATUS	IRP ⁽⁴⁾	RP1 ⁽⁴⁾	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
84h ⁽¹⁾	FSR	Indirect data	a memory ac	Idress pointe	er					xxxx xxxx	uuuu uuuu
85h	TRISA	_	_	PORTA Dat	a Direction F	Register				11 1111	11 1111
86h	TRISB	PORTB Dat	ta Direction F	Register						1111 1111	1111 1111
87h	_	Unimpleme	nted							_	_
88h	_	Unimpleme	nted							_	_
89h	_	Unimpleme	nted							_	_
8Ah ^(1,2)	PCLATH	_	_	_	Write Buffer	r for the uppe	er 5 bits of the	e PC		0 0000	0 0000
8Bh ⁽¹⁾	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
8Ch	PIE1	-	ADIE	—	—	—	—	—	—	-0	-0
8Dh	—	Unimpleme	nted							—	—
8Eh	PCON	MPEEN	—	—	—	—	PER	POR	BOR	u1qq	u1uu
8Fh	—	Unimpleme	nted							—	—
90h	_	Unimpleme	nted							—	—
91h	—	Unimpleme	nted							_	—
92h	—	Unimpleme	nted							_	—
93h	_	Unimpleme	nted							_	—
94h	—	Unimpleme	nted							_	—
95h	—	Unimpleme	nted							—	—
96h	_	Unimpleme	nted							—	—
97h	—	Unimpleme	nted							_	—
98h	—	Unimpleme	nted							—	—
99h	_	Unimpleme	nted							—	—
9Ah	_	Unimpleme	nted							—	—
9Bh	—	Unimpleme	nted							—	—
9Ch	—	Unimpleme	nted							_	—
9Dh	_	Unimpleme	nted							_	—
9Eh	—	Unimpleme	nted							_	—
9Fh	ADCON1	_	_	_	_	_	_	PCFG1	PCFG0	00	00

TABLE 4-2: PIC16C715 SPECIAL FUNCTION REGISTER SUMMARY (Cont.'d)

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0'.

Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from either bank.

2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

3: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.

4: The IRP and RP1 bits are reserved on the PIC16C715, always maintain these bits clear.

FIGURE 5-4: BLOCK DIAGRAM OF RB7:RB4 PINS (PIC16C71)



TABLE 5-3: PORTB FUNCTIONS



Name	Bit#	Buffer	Function
RB0/INT	bit0	TTL/ST ⁽¹⁾	Input/output pin or external interrupt input. Internal software programmable weak pull-up.
RB1	bit1	TTL	Input/output pin. Internal software programmable weak pull-up.
RB2	bit2	TTL	Input/output pin. Internal software programmable weak pull-up.
RB3	bit3	TTL	Input/output pin. Internal software programmable weak pull-up.
RB4	bit4	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.
RB5	bit5	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.
RB6	bit6	TTL/ST ⁽²⁾	Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming clock.
RB7	bit7	TTL/ST ⁽²⁾	Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming data.

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in serial programming mode.

6.2 Using Timer0 with an External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization.

6.2.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of TOCKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-5). Therefore, it is necessary for TOCKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

When a prescaler is used, the external clock input is divided by the asynchronous ripple-counter type pres-

caler so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

6.2.2 TMR0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 6-5 shows the delay from the external clock edge to the timer incrementing.



FIGURE 6-5: TIMER0 TIMING WITH EXTERNAL CLOCK

8.4.5 TIME-OUT SEQUENCE

Applicable Devices 710 71 711 715

On power-up the time-out sequence is as follows: First PWRT time-out is invoked after the POR time delay has expired. Then OST is activated. The total time-out will vary based on oscillator configuration and the status of the PWRT. For example, in RC mode with the PWRT disabled, there will be no time-out at all. Figure 8-11, Figure 8-12, and Figure 8-13 depict time-out sequences on power-up.

Since the time-outs occur from the POR pulse, if $\overline{\text{MCLR}}$ is kept low long enough, the time-outs will expire. Then bringing $\overline{\text{MCLR}}$ high will begin execution immediately (Figure 8-12). This is useful for testing purposes or to synchronize more than one PIC16CXX device operating in parallel.

Table 8-10 and Table 8-11 show the reset conditions for some special function registers, while Table 8-12 and Table 8-13 show the reset conditions for all the registers.

8.4.6 POWER CONTROL/STATUS REGISTER (PCON)

Applicable Devices71071711715

The Power Control/Status Register, PCON has up to two bits, depending upon the device.

Bit0 is Brown-out Reset Status bit, BOR. Bit BOR is unknown on a Power-on Reset. It must then be set by the user and checked on subsequent resets to see if bit BOR cleared, indicating a BOR occurred. The BOR bit is a "Don't Care" bit and is not necessarily predictable if the Brown-out Reset circuitry is disabled (by clearing bit BODEN in the Configuration Word). Bit1 is POR (Power-on Reset Status bit). It is cleared on a Power-on Reset and unaffected otherwise. The user must set this bit following a Power-on Reset.

For the PIC16C715, bit2 is $\overline{\text{PER}}$ (Parity Error Reset). It is cleared on a Parity Error Reset and must be set by user software. It will also be set on a Power-on Reset.

For the PIC16C715, bit7 is MPEEN (Memory Parity Error Enable). This bit reflects the status of the MPEEN bit in configuration word. It is unaffected by any reset of interrupt.

8.4.7 PARITY ERROR RESET (PER)

Applicable Devices 710 71 711 715

The PIC16C715 has on-chip parity bits that can be used to verify the contents of program memory. Parity bits may be useful in applications in order to increase overall reliability of a system.

There are two parity bits for each word of Program Memory. The parity bits are computed on alternating bits of the program word. One computation is performed using even parity, the other using odd parity. As a program executes, the parity is verified. The even parity bit is XOR'd with the even bits in the program memory word. The odd parity bit is negated and XOR'd with the odd bits in the program memory word. When an error is detected, a reset is generated and the PER flag bit 2 in the PCON register is cleared (logic '0'). This indication can allow software to act on a failure. However, there is no indication of the program memory location of the failure in Program Memory. This flag can only be set (logic '1') by software.

The parity array is user selectable during programming. Bit 7 of the configuration word located at address 2007h can be programmed (read as '0') to disable parity. If left unprogrammed (read as '1'), parity is enabled.

TABLE 8-5:TIME-OUT IN VARIOUS SITUATIONS, PIC16C71

Oscillator Configuration	Powe	r-up	Wake-up from SLEEP
	PWRTE = 1	PWRTE = 0	
XT, HS, LP	72 ms + 1024Tosc	1024Tosc	1024 Tosc
RC	72 ms		_

TABLE 8-6:TIME-OUT IN VARIOUS SITUATIONS, PIC16C710/711/715

Oscillator Configuration	Power	r-up	Brown out	Wake-up from SLEEP
	PWRTE = 0	PWRTE = 1	Brown-out	
XT, HS, LP	72 ms + 1024Tosc	1024Tosc	72 ms + 1024Tosc	1024Tosc
RC	72 ms	_	72 ms	_

Register	Power-on Reset, Brown-out Reset ⁽⁵⁾	MCLR Resets WDT Reset	Wake-up via WDT or Interrupt
W	XXXX XXXX	uuuu uuuu	นนนน นนนน
INDF	N/A	N/A	N/A
TMR0	XXXX XXXX	นนนน นนนน	นนนน นนนน
PCL	0000h	0000h	PC + 1 (2)
STATUS	0001 1xxx	000q quuu ⁽³⁾	uuuq quuu ⁽³⁾
FSR	xxxx xxxx	นนนน นนนน	นนนน นนนน
PORTA	x 0000	u 0000	u uuuu
PORTB	xxxx xxxx	<u>uuuu</u> uuuu	นนนน นนนน
PCLATH	0 0000	0 0000	u uuuu
INTCON	0000 000x	0000 000u	uuuu uuuu (1)
ADRES	XXXX XXXX	นนนน นนนน	นนนน นนนน
ADCON0	00-0 0000	00-0 0000	uu-u uuuu
OPTION	1111 1111	1111 1111	นนนน นนนน
TRISA	1 1111	1 1111	u uuuu
TRISB	1111 1111	1111 1111	นนนน นนนน
PCON ⁽⁴⁾	Ou		uu
ADCON1	00	00	uu

TABLE 8-12: INITIALIZATION CONDITIONS FOR ALL REGISTERS, PIC16C710/71/711

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition Note 1: One or more bits in INTCON will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

3: See Table 8-10 for reset value for specific condition.

4: The PCON register is not implemented on the PIC16C71.

5: Brown-out reset is not implemented on the PIC16C71.

8.5 Interrupts

Applicable Devices71071711715

The PIC16C71X family has 4 sources of interrupt.

Interrupt Sources
External interrupt RB0/INT
TMR0 overflow interrupt
PORTB change interrupts (pins RB7:RB4)
A/D Interrupt
The interrupt control register (INTCON) records indi-

vidual interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note:	Individual interrupt flag bits are set regard-
	less of the status of their corresponding
	mask bit or the GIE bit.

A global interrupt enable bit, GIE (INTCON<7>) enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. When bit GIE is enabled, and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set regardless of the status of the GIE bit. The GIE bit is cleared on reset.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine as well as sets the GIE bit, which re-enables interrupts.

The RB0/INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flags are contained in the special function registers PIR1 and PIR2. The corresponding interrupt enable bits are contained in special function registers PIE1 and PIE2, and the peripheral interrupt enable bit is contained in special function register INTCON.

When an interrupt is responded to, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts. For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs (Figure 8-19). The latency is the same for one or two cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.

No	te: F If C b R W	For the PIC16C71 f an interrupt occurs while the Global Inter- upt Enable (GIE) bit is being cleared, the GIE bit may unintentionally be re-enabled by the user's Interrupt Service Routine (the RETFIE instruction). The events that would cause this to occur are:
	1	. An instruction clears the GIE bit while an interrupt is acknowledged.
	2	 The program branches to the Interrupt vector and executes the Interrupt Ser- vice Routine.
	3	B. The Interrupt Service Routine com- pletes with the execution of the RET- FIE instruction. This causes the GIE bit to be set (enables interrupts), and the program returns to the instruction after the one which was meant to dis- able interrupts.
	F	Perform the following to ensure that inter- upts are globally disabled:
LOOP	BCF	INTCON, GIE ; Disable global ; interrupt bit
	BTFSC	INTCON, GIE ; Global interrupt ; disabled?
	GOTO	LOOP : NO try again

:

Yes, continue

with program

flow

|--|

INTF flag (INTCON<1>)	// / 	(/ 	-\/ /	/\'\	
INT pin			1	1	1	
INTF flag (INTCON<1>)	I I	·		1 1	<u> </u>	
(IN I CON<1>)		· •	ı .			
	1		1	(Note 2)	1	
GIE bit (INTCON<7>)	 	Processor in	I I		1 	
(1	SLEEP	1	· ·	1	
NSTRUCTION FLOW	1		1	· · ·	1	
PC X PC	PC+1	-X PC+2	/ / <u>PC+2</u>	_/ PC + 2 / χ	0004hX	0005h
fetched { Inst(PC) =	SLEEP Inst(PC + 1)	1	Inst(PC + 2)	1 1 1 1 1 1	Inst(0004h)	Inst(0005h)
Instruction { Inst(PC	- 1) SLEEP		Inst(PC + 1)	Dummy cycle	Dummy cycle	Inst(0004h)

Δ. CLKOUT is not available in these osc modes, but shown here for timing reference.

8.9 **Program Verification/Code Protection**

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

Note: Microchip does not recommend code protecting windowed devices.

8.10 **ID** Locations

Four memory locations (2000h - 2003h) are designated as ID locations where the user can store checksum or other code-identification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify. It is recommended that only the 4 least significant bits of the ID location are used.

8.11 In-Circuit Serial Programming

PIC16CXX microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground, and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

The device is placed into a program/verify mode by holding the RB6 and RB7 pins low while raising the MCLR (VPP) pin from VIL to VIHH (see programming specification). RB6 becomes the programming clock and RB7 becomes the programming data. Both RB6 and RB7 are Schmitt Trigger inputs in this mode.

After reset, to place the device into programming/verify mode, the program counter (PC) is at location 00h. A 6bit command is then supplied to the device. Depending on the command, 14-bits of program data are then supplied to or from the device, depending if the command was a load or a read. For complete details of serial programming, please refer to the PIC16C6X/7X Programming Specifications (Literature #DS30228).

FIGURE 8-23: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



CLRF	Clear f									
Syntax:	[<i>label</i>] C	[label] CLRF f								
Operands:	$0 \le f \le 12$	27								
Operation:	$00h \rightarrow (f)$ 1 $\rightarrow Z$)								
Status Affected:	Z									
Encoding:	00	0001	lfff	ffff						
Description:	The conter and the Z	nts of regi bit is set.	ster 'f' are	cleared						
Words:	1									
Cycles:	1									
Q Cycle Activity:	Q1 Q2 Q3 Q4									
	Decode	Read Process Write register data register								
Example	CLRF	FLAG	G_REG							
	Before In	struction	l							
	After least	FLAG_RE	EG =	0x5A						
	AITELINST	FLAG RF	EG =	0x00						
		Ζ	=	1						

CLRW	Clear W									
Syntax:	[label]	CLRW								
Operands:	None	None								
Operation:	$00h \rightarrow (V)$	V)								
Status Affected	$1 \rightarrow Z$									
Encoding:	00	0001	0xxx	xxxx						
Description:	W register	is cleare	d Zero bit	(7) is						
Description.	set.	le cleare		(上) 10						
Words:	1									
Cycles:	1									
Q Cycle Activity:	Q1	Q2	Q3	Q4						
	Decode NOP Process Write data W									
Example	CLRW									
Example	Before In	struction								
	Boloro	W =	0x5A							
	After Inst	ruction	0.00							
		vv = Z =	0x00 1							
CLRWDT	Clear Wa	tchdog	Timer							
0 1			_							
Syntax:	[label]	CLRWD	I							
Syntax: Operands:	[<i>label</i>] None	CLRWD	I							
Syntax: Operands: Operation:	$\begin{bmatrix} label \end{bmatrix}$ None 00h \rightarrow W	CLRWD DT	I							
Syntax: Operands: Operation:	$\begin{bmatrix} label \end{bmatrix}$ None $00h \rightarrow W$ $0 \rightarrow WDT$ $1 \rightarrow TO$	CLRWD DT F presca	l ler,							
Syntax: Operands: Operation:	$\begin{bmatrix} label \end{bmatrix}$ None $00h \rightarrow W$ $0 \rightarrow WDT$ $1 \rightarrow TO$ $1 \rightarrow PD$	CLRWD DT F presca	l ler,							
Syntax: Operands: Operation: Status Affected:	$\begin{bmatrix} label \\ \end{bmatrix}$ None $00h \rightarrow W$ $0 \rightarrow WDT$ $1 \rightarrow TO$ $1 \rightarrow PD$ TO, PD	CLRWD DT Γpresca	l ler,							
Syntax: Operands: Operation: Status Affected: Encoding:	$\begin{bmatrix} Iabel \end{bmatrix}$ None $00h \rightarrow W$ $0 \rightarrow WDT$ $1 \rightarrow TO$ $1 \rightarrow PD$ TO, PD 00	CLRWD DT F presca	l er, 0110	0100						
Syntax: Operands: Operation: Status Affected: Encoding: Description:	$\begin{bmatrix} Iabel \end{bmatrix}$ None $00h \rightarrow W$ $0 \rightarrow WDT$ $1 \rightarrow \overline{TO}$ $1 \rightarrow \overline{PD}$ $\overline{TO}, \overline{PD}$ $\boxed{00}$ CLRWDT in	CLRWD DT F presca	l ler, 0110 resets the	0100 Watch-						
Syntax: Operands: Operation: Status Affected: Encoding: Description:	$\begin{bmatrix} Iabel \\ Ooh \rightarrow W\\ 0 \rightarrow WDT\\ 1 \rightarrow TO\\ 1 \rightarrow PD\\ \hline TO, PD\\ \hline 00\\ CLRWDT in dog Timer, of the WDT are set. \end{bmatrix}$	CLRWD DT F presca 0000 struction It also re T. Status I	0110 resets the provide TO and	0100 Watch- rescaler d PD						
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words:	$\begin{bmatrix} Iabel \\ None \\ 00h \rightarrow W \\ 0 \rightarrow WDT \\ 1 \rightarrow TO \\ 1 \rightarrow PD \\ \hline TO, PD \\ \hline 00 \\ CLRWDT in \\ dog Timer, of the WD \\ are set. \\ 1 \end{bmatrix}$	CLRWD DT presca 0000 struction It also re T. Status I	0110 resets the poits TO and	0100 Watch- re <u>sca</u> ler d PD						
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	$\begin{bmatrix} Iabel \\ None \\ 00h \rightarrow W \\ 0 \rightarrow WD1 \\ 1 \rightarrow TO \\ 1 \rightarrow PD \\ \hline TO, PD \\ \hline 00 \\ CLRWDT in \\ dog Timer \\ of the WD \\ are set. \\ 1 \\ 1 \end{bmatrix}$	CLRWD DT F presca output struction It also re T. Status I	I 0110 resets the set <u>s</u> the pi bits TO and	0100 Watch- rescaler d PD						
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity:	$\begin{bmatrix} Iabel \\ Ooh \rightarrow W\\ 0 \rightarrow WDT\\ 1 \rightarrow TO\\ 1 \rightarrow PD\\ \hline TO, PD\\ \hline 00\\ \hline CLRWDT indog Timerof the WDare set. 1\\ 1\\ 2\\ 1\\ Q1\\ \end{bmatrix}$	CLRWD DT presca 0000 Istruction It also re T. Status I	I 0110 resets the set <u>s the</u> pi bits TO and	0100 Watch- rescaler d PD						
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity:	$\begin{bmatrix} Iabel \\ Ooh \rightarrow W\\ 0 \rightarrow WDT\\ 1 \rightarrow TO\\ 1 \rightarrow PD\\ \hline TO, PD\\ \hline O0\\ \hline CLRWDT indog Timer,of the WDare set. 1\\ 1\\ Q1\\ \hline Decode\\ \end{bmatrix}$	CLRWD DT presca on on struction It also re T. Status I Q2 NOP	I 0110 resets the province of the province of the process Q3 Process	0100 Watch- rescaler d PD Q4 Clear						
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity:	$\begin{bmatrix} Iabel \\ Ooh \rightarrow W\\ O \rightarrow WDT\\ 1 \rightarrow TO\\ 1 \rightarrow PD\\ \hline TO, PD\\ \hline 00\\ \hline CLRWDT indog Timerof the WD are set. 11\\ 1\\ Q1\\ \hline Decode\\ \hline \end{bmatrix}$	CLRWD DT presca 0000 Istruction It also re T. Status I Q2 NOP	0110 resets the sets the pi bits TO and Q3 Process data	0100 Watch- rescaler d PD Q4 Clear WDT Counter						
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity:	$\begin{bmatrix} Iabel \\ Ooh \rightarrow W\\ 0 \rightarrow WDT\\ 1 \rightarrow TO\\ 1 \rightarrow PD\\ \hline TO, PD\\ \hline 00\\ CLRWDT indog Timer,of the WDare set. 1\\ 1\\ Q1\\ \hline Decode\\ \hline \end{bmatrix}$	CLRWD DT presca 0000 struction It also re T. Status I Q2 NOP	0110 resets the sets the provide TO and Q3 Process data	0100 Watch- rescaler d PD Q4 Clear WDT Counter						
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Example	$\begin{bmatrix} Iabel \\ Ooh \rightarrow W\\ O \rightarrow WDT\\ 1 \rightarrow TO\\ 1 \rightarrow PD\\ \hline TO, PD\\ \hline 00\\ \hline CLRWDT indog Timerof the WDare set.11Q1\\ \hline Decode\\ \hline CLRWDT\\ \end{bmatrix}$	CLRWD DT presca oooo struction It also re T. Status I Q2 NOP	0110 resets the sets the pi bits TO and Q3 Process data	0100 Watch- rescaler d PD Q4 Clear WDT Counter						
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Example	$\begin{bmatrix} Iabel \\ Ooh \rightarrow W\\ O \rightarrow WDT\\ 1 \rightarrow TO\\ 1 \rightarrow PD\\ \hline TO, PD\\ \hline OO\\ CLRWDT indog Timer,of the WDare set.11Q1DecodeCLRWDTBefore In$	CLRWD DT presca 0000 struction It also re T. Status I Q2 NOP	I OIIO resets the sets the ploits TO and Q3 Process data	0100 Watch- rescaler d PD Q4 Clear WDT Counter						
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Example	$\begin{bmatrix} abel \\ None \\ 00h \rightarrow W \\ 0 \rightarrow WD1 \\ 1 \rightarrow TO \\ 1 \rightarrow PD \\ \hline TO, PD \\ \hline 00 \\ CLRWDT in \\ dog Timer \\ of the WD \\ are set. \\ 1 \\ 1 \\ Q1 \\ \hline Q1 \\ \hline CLRWDT \\ Before In \\ After Inst$	CLRWD DT presca 0000 struction It also re T. Status I Q2 NOP struction WDT cou	I ler, 0110 resets the provide the providet the provide the providet the p	0100 Watch- rescaler d PD Q4 Clear WDT Counter						
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Example	$\begin{bmatrix} Iabel \\ Oh \rightarrow W \\ 0 \rightarrow WDT \\ 1 \rightarrow TO \\ 1 \rightarrow PD \\ \hline TO, PD \\ \hline 00 \\ CLRWDT in dog Timer. of the WD are set. \\ 1 \\ 1 \\ Q1 \\ \hline CLRWDT \\ Before In \\ After Inst$	CLRWD DT presca 0000 struction It also re T. Status I Q2 NOP struction WDT cou ruction WDT cou	I OIIO resets the sets the province of the process data Process data	0100 Watch- rescaler d PD Q4 Clear WDT Counter ? 0x00						
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Example	$\begin{bmatrix} Iabel \\ Oh \rightarrow W\\ 0 \rightarrow WDT\\ 1 \rightarrow TO\\ 1 \rightarrow PD\\ \hline TO, PD\\ \hline O0\\ CLRWDT indog Timer,of the WDare set.11Q1CLRWDTBefore InAfter Inst$	CLRWD DT presca r presca struction It also re T. Status I Q2 NOP struction WDT cou WDT cou WDT cou WDT cou	I ler, 0110 resets the provide the providet the	0100 Watch- rescaler d PD Q4 Clear WDT Counter ? 0x00 0						

Inclusive OR W with f								
[label] IORWF f,d								
$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$								
(W) .OR.	$(f) \rightarrow (de)$	est)						
Z								
00	0100	dfff	ffff					
Inclusive C ter 'f'. If 'd' the W regi placed bac	OR the W is 0 the re ster. If 'd' ck in regis	register wi esult is pla is 1 the res ster 'f'.	th regis- ced in sult is					
1								
1								
Q1 Q2 Q3 Q4								
Decode	Read Process Write data des							
IORWF		RESULT,	0					
Before In	struction	1						
	RESULT	= 0x13	3					
After Inst	ruction	- 0791						
	RESULT	= 0x13	3					
	W Z	= 0x93 = 1	3					
	Inclusive [label] $0 \le f \le 12$ $d \in [0,1]$ (W) .OR. \overline{Z} Inclusive C ter 'f'. If 'd' the W reginst placed base 1 1 Q1 Decode IORWF Before In After Inst	Inclusive OR Wy $[label]$ IORWF $0 \le f \le 127$ $d \in [0,1]$ (W) .OR. $(f) \rightarrow (de)$ \overline{Z} 00 0100Inclusive OR the Wter 'f'. If 'd' is 0 the rethe W register. If 'd'placed back in regist1Q1Q2DecodeReadregister'f'IORWFBefore InstructionRESULTWAfter InstructionRESULTW7	Inclusive OR W with f[label]IORWFf,d $0 \le f \le 127$ $d \in [0,1]$ (W) .OR. $(f) \rightarrow (dest)$ \overline{Z} 00 0100dfffInclusive OR the W register witter 'f'. If 'd' is 0 the result is platthe W register. If 'd' is 1 the result placed back in register 'f'.11Q1Q2Q3DecodeRead register 'f'IORWFRESULT ,Before Instruction RESULT =0x13 WQ1Q2Q3Q1Q2Q3DecodeRead register 'f'IORWFRESULT ,Before Instruction RESULT =0x13 WQ1Q2Q3Q1Q2Q3DecodeRead register 'f'IORWFRESULT ,Before Instruction RESULT =0x13 WQ1Q2Q3Q1Q2Q2Q3Q3Q3Q4Q2Q5Q4Q5Q5Q7=Q1Q2Q2Q3Q3Q4Q4Q5Q5Q5Q6Q6Q7Q6					

MOVLW	Move Literal to W								
Syntax:	[label]	MOVLW	/ k						
Operands:	$0 \le k \le 25$	55							
Operation:	$k\to(W)$								
Status Affected:	None								
Encoding:	11	00xx	kkkk	kkkk					
Description:	The eight bit literal 'k' is loaded into W register. The don't cares will assemble as 0's.								
Words:	1								
Cycles:	1								
Q Cycle Activity:	Q1	Q2	Q3	Q4					
	Decode	Read literal 'k'	Process data	Write to W					
Example	MOVLW After Inst	0x5A							
		VV =	0x5A						

MOVF	Move f							
Syntax:	[label] MOVF f,d							
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$							
Operation:	$(f) \rightarrow (dest)$							
Status Affected:	Z							
Encoding:	00 1000 dfff ffff							
Description:	The contents of register I is moved to a destination dependant upon the sta- tus of d. If $d = 0$, destination is W reg- ister. If $d = 1$, the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected							
Words:	1							
Cycles:	1							
Q Cycle Activity:	Q1 Q2 Q3 Q4							
	Decode Read register 'f' Vrite to data dest							
Example	MOVF FSR, 0							
	After Instruction W = value in FSR register Z = 1							

MOVWF	Move W to f							
Syntax:	[label]	MOVWI	F f					
Operands:	$0 \le f \le 12$	27						
Operation:	$(W) \rightarrow (f)$)						
Status Affected:	None							
Encoding:	00	0000	lfff	ffff				
Description:	Move data from W register to register 'f'.							
Words:	1							
Cycles:	1							
Q Cycle Activity:	Q1 Q2 Q3 Q4							
	Decode	Read register 'f'	Process Write data register					
Example	MOVWF	OPTIC	ON_REG					
	Before In	struction	1					
			= 0xFI	=				
	After Inst	ruction	- 0,41					
		OPTION	= 0x4F	=				
		W	= 0x4F	=				

	PIC12C5XX	PIC14000	PIC16C5X	PIC16CXXX	PIC16C6X	PIC16C7XX	PIC16C8X	PIC16C9XX	PIC17C4X	PIC17C75X	24CXX 25CXX 93CXX	HCS200 HCS300 HCS301
BICMASTER®/ PICMASTER-CE In-Circuit Emulator	2	7	2	>	7	7	>	7	2	Available 3Q97		
In-Circuit Emulator	7		7	7	7	7	7					
MPLAB™ Integrated Development Environment	7	7	7	7	7	7	7	7	7	7		
MPLAB™ C S Compiler	7	2	7	7	7	7	7	~	>	7		
fuzzyTECH [®] .MP Explorer/Edition Fuzzy Logic Dev. Tool	7	7	7	2	2	2	7	7	7			
MP-DriveWay™ Applications Code Generator			7	7	7	7	7		7			
Total Endurance™ Software Model											7	
PICSTART® Lite Ultra Low-Cost Dev. Kit			7		7	7	7					
e PICSTART® Plus Low-Cost Universal Dev. Kit	7	7	7	7	7	7	>	7	7	7		
면 PRO MATE® II Duniversal Programmer	7	7	7	7	7	7	7	7	7	7	7	7
KEELOQ [®] Programmer												7
SEEVAL [®] Designers Kit											7	
PICDEM-1			7	7			7		2			
DICDEM-2					7	7						
BICDEM-3								7				
KEELOQ [®] Evaluation Kit												7

TABLE 10-1: DEVELOPMENT TOOLS FROM MICROCHIP

Applicable Devices 710 71 711 715

11.0 ELECTRICAL CHARACTERISTICS FOR PIC16C710 AND PIC16C711

Absolute Maximum Ratings †

Ambient temperature under bias	55 to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	0.3 to +7.5V
Voltage on MCLR with respect to Vss	0 to +14V
Voltage on RA4 with respect to Vss	0 to +14V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	
Maximum current into Vod pin	250 mA
Input clamp current, Iк (VI < 0 or VI > VDD)	±20 mA
Output clamp current, Ioк (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA	200 mA
Maximum current sourced by PORTA	200 mA
Maximum current sunk by PORTB	200 mA
Maximum current sourced by PORTB	200 mA
Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - \sum IOH} + \sum {(V	$VDD - VOH) \times IOH + \Sigma(VOI \times IOL)$

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 11-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc	PIC16C710-04 PIC16C711-04	PIC16C710-10 PIC16C711-10	PIC16C710-20 PIC16C711-20	PIC16LC710-04 PIC16LC711-04	PIC16C710/JW PIC16C711/JW
	VDD: 4.0V to 6.0V	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V	VDD: 2.5V to 6.0V	VDD: 4.0V to 6.0V
RC	IDD: 5 mA max. at 5.5V	IDD: 2.7 mA typ. at 5.5V	IDD: 2.7 mA typ. at 5.5V	IDD: 3.8 mA typ. at 3.0V	IDD: 5 mA max. at 5.5V
	IPD: 21 μA max. at 4V	IPD: 1.5 μA typ. at 4V	IPD: 1.5 μA typ. at 4V	IPD: 5.0 μA typ. at 3V	IPD: 21 μA max. at 4V
	Freq:4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq:4 MHz max.
	VDD: 4.0V to 6.0V	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V	VDD: 2.5V to 6.0V	VDD: 4.0V to 6.0V
XT	IDD: 5 mA max. at 5.5V	IDD: 2.7 mA typ. at 5.5V	IDD: 2.7 mA typ. at 5.5V	IDD: 3.8 mA typ. at 3.0V	IDD: 5 mA max. at 5.5V
	IPD: 21 μA max. at 4V	IPD: 1.5 μA typ. at 4V	IPD: 1.5 μA typ. at 4V	IPD: 5.0 μA typ. at 3V	IPD: 21 μA max. at 4V
	Freq: 4 MHz max.	Freq: 4 MHz max.			
	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V		VDD: 4.5V to 5.5V
	IDD: 13.5 mA typ. at	IDD: 30 mA max. at	IDD: 30 mA max. at	Not up opposed and for	IDD: 30 mA max. at
HS	5.5V	5.5V	5.5V	Not recommended for	5.5V
	IPD: 1.5 μA typ. at 4.5V	IPD: 1.5 μA typ. at 4.5V	IPD: 1.5 μA typ. at 4.5V		IPD: 1.5 μA typ. at 4.5V
	Freq: 4 MHz max.	Freq: 10 MHz max.	Freq:20 MHz max.		Freq: 10 MHz max.
	VDD: 4.0V to 6.0V			VDD: 2.5V to 6.0V	VDD: 2.5V to 6.0V
	IDD: 52.5 μA typ. at			IDD: 48 μA max.at	IDD: 48 μA max. at
	32 kHz, 4.0V	Not recommended for	Not recommended for	32 kHz, 3.0V	32 kHz, 3.0V
	IPD: 0.9 μA typ. at 4.0V	use in LP mode	use in LP mode	IPD: 5.0 μA max. at 3.0V	IPD: 5.0 μA max. at
	Freq: 200 kHz max.			Freq: 200 kHz max.	3.0V
					Freq: 200 kHz max.

Applicable Devices 710 71 711 715

FIGURE 12-16: TYPICAL IDD vs. FREQUENCY (RC MODE @ 300 pF, 25°C)



FIGURE 12-17: MAXIMUM IDD vs. FREQUENCY (RC MODE @ 300 pF, -40°C TO 85°C)



		\sim								
OSC		PIC16C715-04		<pre>PIC16C715-10</pre>		PIC16C715-20		PIC16LC715-04		PIC16C715/JW
	VDD:	4.0V to 5.5V	VDD:	4.5V to 5.5V	VDD:	4.5V to 5.5V	VDD:	2.5V to 5.5V	VDD:	4.0V to 5.5V
PC	IDD:	5 mA max. at 5.5V	IDD:	2.7 mA typ. at \$.5)	IDD:	2.7 mA typ. at 5.5V	IDD:	2.0 mA typ. at 3.0V	IDD:	5 mA max. at 5.5V
	IPD:	21 μA max. at 4V	IPD:	1.5 μA typ. at 4V	IPD:	1.5 μA typ. at 4V	IPD:	0.9 μA typ. at 3V	IPD:	21 μA max. at 4V
	Freq:	4 MHz max.	Freq:	4 MHz max. >	Freq:	4 MHz max.	Freq:	4 MHz max.	Freq:	4 MHz max.
	VDD:	4.0V to 5.5V	VDD:	4.5V to 5.5V /	VDD:	4.5V to 5.5V	VDD:	2.5V to 5.5V	VDD:	4.0V to 5.5V
VT	IDD:	5 mA max. at 5.5V	IDD:	2.7 mA typ. at 5.5V	IDD:	2.7/mA typ. at 5.5V	IDD:	2.0 mA typ. at 3.0V	IDD:	5 mA max. at 5.5V
	IPD:	21 μA max. at 4V	IPD:	1.5 μA typ. at 4V	NgD:	1.5 µA typ at 4V	IPD:	0.9 μA typ. at 3V	IPD:	21 μA max. at 4V
	Freq:	4 MHz max.	Freq:	4 MHz max.	Freq.	4 MHz max.	Freq:	4 MHz max.	Freq:	4 MHz max.
	VDD:	4.5V to 5.5V	VDD:	4.5V to 5.5V	V6p:	4.5V/to 5,5V/			Vdd:	4.5V to 5.5V
це	IDD:	13.5 mA typ. at 5.5V	IDD:	30 mA max. at 5.5V	IDD:	30 mA max. at 5.5V		tuco in US modo	IDD:	30 mA max. at 5.5V
	IPD:	1.5 μA typ. at 4.5V	IPD:	1.5 μA typ. at 4.5V	IPD:	1.5 μA typ. at 4.5V		d use in HS mode	IPD:	1.5 μA typ. at 4.5V
	Freq:	4 MHz max.	Freq:	10 MHz max.	Freq:	20 MHz max.	$\langle \rangle$		Freq:	10 MHz max.
	VDD:	4.0V to 5.5V					YOD:	2.5V to 5.5V	Vdd:	2.5V to 5.5V
	IDD:	52.5 μA typ. at 32 kHz, 4.0V	Dong	tuso in LP modo	Dono		IDD:/	48 μA max. at 32 kHz, 3.0V	IDD:	48 μA max. at 32 kHz, 3.0V
	IPD:	0.9 μA typ. at 4.0V					IPG: /	/5.Ø μA max. at 3.0V	IPD:	5.0 μA max. at 3.0V
	Freq:	200 kHz max.				/	Freq:	/ 200 kHz max.	Freq:	200 kHz max.

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.

TABLE 13-1:

CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

Applicable Devices 710 71 711 715

13.4 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created following one of the following formats:

- 1. TppS2ppS
- 2. TppS



Applicable Devices 710 71 711 715

FIGURE 13-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, AND POWER-UP TIMER TIMING





TABLE 13-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET REQUIREMENTS

Parameter	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
No.	$ \setminus \lor $	$\langle \frown \rangle$					
30	TmcL	MCLR Pulse Width (low)	2	—	_	μs	VDD = 5V, -40°C to +125°C
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +125°C
32	< Tost	Oscillation Start-up Timer Period	—	1024Tosc		-	Tosc = OSC1 period
33*	Tpwrt	Power up Timer Period	28	72	132	ms	VDD = 5V, -40°C to +125°C
34	Tioz	I/O Hi-impedance from MCLR Low or Watchdog Timer Reset	—	—	2.1	μs	
35	TBOR	Brown-out Reset pulse width	100	—		μs	$VDD \le BVDD (D005)$
36	TPER	Parity Error Reset		TBD	_	μs	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 710 71 711 715

FIGURE 13-7: A/D CONVERSION TIMING



TABLE 13-8: A/D CONVERSION REQUIREMENTS

Parameter	Sym	Characteristic	Min	Typt \	Max	Units	Conditions
No.							
130	TAD	A/D clock period	1.6	$\langle // / \rangle$	× _	μs	$VREF \ge 3.0V$
			2.0			μs	VREF full range
130	TAD	A/D Internal RC		$\land \lor$			ADCS1:ADCS0 = 11
		Oscillator source		$\langle \rangle$			(RC oscillator source)
		$\langle \rangle$	3.0	6.0	9.0	μs	PIC16LC715, VDD = 3.0V
		$ \land \land$	2.0	4.0	6.0	μs	PIC16C715
131	TCNV	Conversion time		9.5TAD	—	—	
		(not including S/H	\sim				
		time). Note [*] 1	12				
132	TACQ	Acquisition time	Note 2	20	_	μs	

* These parameters are characterized but not tested.

† Data in Type column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: ADRES register may be read on the following TCY cycle.

Applicable Devices 710 71 711 715

FIGURE 14-16: TYPICAL IDD vs. FREQUENCY (RC MODE @ 300 pF, 25°C)



FIGURE 14-17: MAXIMUM IDD vs. FREQUENCY (RC MODE @ 300 pF, -40°C TO 85°C)





20 MHz

DS30272A-page 132

± 30 PPM

EPSON CA-301 20.000M-C

6.0

Applicable Devices 710 71 711 715

DC CHARACTERISTICS		Standard Operating Conditions (unless otherwise stated)OOperating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ (commercial) $-40^{\circ}C \leq TA \leq +85^{\circ}C$ (industrial)Operating voltage VDD range as described in DC spec Section 15.1and Section 15.2.						
Param	Characteristic	Sym	Min	Typ +	Мах	Units	Conditions	
NO.	Conscitive Londing Space on							
	Output Pins							
D100	OSC2 pin	Cosc2			15	pF	In XT, HS and LP modes when external clock is used to drive OSC1.	
D101	All I/O pins and OSC2 (in RC mode)	Сю			50	pF		
† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only								

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt trigger input. It is not recommended that the PIC16C71 be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
 3: Negative current is defined as current sourced by the pin.

3: Negative current is defined as current sourced by the pin.

4: PIC16C71 Rev. "Ax" INT pin has a TTL input buffer. PIC16C71 Rev. "Bx" INT pin has a Schmitt Trigger input buffer.