



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	·
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	13
Program Memory Size	3.5КВ (2К х 14)
Program Memory Type	OTP
EEPROM Size	
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 4x8b
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c715t-04-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### FIGURE 3-1: PIC16C71X BLOCK DIAGRAM



#### TABLE 5-1: PORTA FUNCTIONS

Name	Bit#	Buffer	Function
RA0/AN0	bit0	TTL	Input/output or analog input
RA1/AN1	bit1	TTL	Input/output or analog input
RA2/AN2	bit2	TTL	Input/output or analog input
RA3/AN3/VREF	bit3	TTL	Input/output or analog input/VREF
RA4/T0CKI	bit4	ST	Input/output or external clock input for Timer0
			Output is open drain type

Legend: TTL = TTL input, ST = Schmitt Trigger input

### TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
05h	PORTA	_	—	—	RA4	RA3	RA2	RA1	RA0	x 0000	u 0000
85h	TRISA	_	_	—	PORTA D	Data Direct	tion Registe	1 1111	1 1111		
9Fh	ADCON1		—	—	—	_	—	PCFG1	PCFG0	00	00

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

#### 7.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 7-5. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), Figure 7-5. The source impedance affects the offset voltage at the analog input (due to pin leakage current). **The maximum recommended impedance for analog sources is 10 k** $\Omega$ . After the analog input channel is selected (changed) this acquisition must be done before the conversion can be started.

To calculate the minimum acquisition time, Equation 7-1 may be used. This equation calculates the acquisition time to within 1/2 LSb error is used (512 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified accuracy.

#### EQUATION 7-1: A/D MINIMUM CHARGING TIME

 $\mathsf{VHOLD} = (\mathsf{VREF} - (\mathsf{VREF}/\mathsf{512})) \bullet (1 - e^{(\mathsf{-TCAP/CHOLD}(\mathsf{Ric} + \mathsf{Rss} + \mathsf{Rs}))})$ 

Given: VHOLD = (VREF/512), for 1/2 LSb resolution

The above equation reduces to:

 $TCAP = -(51.2 \text{ pF})(1 \text{ k}\Omega + \text{Rss} + \text{Rs}) \ln(1/511)$ 

Example 7-1 shows the calculation of the minimum required acquisition time TACQ. This calculation is based on the following system assumptions.

CHOLD = 51.2 pF

 $Rs = 10 \ k\Omega$ 

1/2 LSb error

 $V\text{DD} = 5\text{V} \rightarrow \text{Rss} = 7 \text{ k}\Omega$ 

Temp (application system max.) = 50°C

VHOLD = 0 @ t = 0



#### FIGURE 7-5: ANALOG INPUT MODEL

- Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.
- Note 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- Note 3: The maximum recommended impedance for analog sources is 10 k $\Omega$ . This is required to meet the pin leakage specification.
- Note 4: After a conversion has completed, a 2.0TAD delay must complete before acquisition can begin again. During this time the holding capacitor is not connected to the selected A/D input channel.

#### EXAMPLE 7-1: CALCULATING THE MINIMUM REQUIRED AQUISITION TIME

TACQ = Amplifier Settling Time +

Holding Capacitor Charging Time + Temperature Coefficient

- TACQ =  $5 \,\mu s + TCAP + [(Temp 25^{\circ}C)(0.05 \,\mu s/^{\circ}C)]$
- TCAP = -CHOLD (RIC + RSS + RS) ln(1/511)
  - -51.2 pF (1 kΩ + 7 kΩ + 10 kΩ) ln(0.0020) -51.2 pF (18 kΩ) ln(0.0020) -0.921 μs (-6.2364)

5.747 μs

TACQ = 5 μs + 5.747 μs + [(50°C - 25°C)(0.05 μs/°C)] 10.747 μs + 1.25 μs 11.997 μs

#### 8.5 Interrupts

#### Applicable Devices71071711715

The PIC16C71X family has 4 sources of interrupt.

Interrupt Sources
External interrupt RB0/INT
TMR0 overflow interrupt
PORTB change interrupts (pins RB7:RB4)
A/D Interrupt
The interrupt control register (INTCON) records indi-

vidual interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note:	Individual interrupt flag bits are set regard-
	less of the status of their corresponding
	mask bit or the GIE bit.

A global interrupt enable bit, GIE (INTCON<7>) enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. When bit GIE is enabled, and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set regardless of the status of the GIE bit. The GIE bit is cleared on reset.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine as well as sets the GIE bit, which re-enables interrupts.

The RB0/INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flags are contained in the special function registers PIR1 and PIR2. The corresponding interrupt enable bits are contained in special function registers PIE1 and PIE2, and the peripheral interrupt enable bit is contained in special function register INTCON.

When an interrupt is responded to, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts. For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs (Figure 8-19). The latency is the same for one or two cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.

No	te: F If C b R W	For the PIC16C71 f an interrupt occurs while the Global Inter- upt Enable (GIE) bit is being cleared, the GIE bit may unintentionally be re-enabled by the user's Interrupt Service Routine (the RETFIE instruction). The events that would cause this to occur are:							
	1	<ol> <li>An instruction clears the GIE bit while an interrupt is acknowledged.</li> </ol>							
	2	<ol> <li>The program branches to the Interrupt vector and executes the Interrupt Ser- vice Routine.</li> </ol>							
	3	The Interrupt Service Routine com- pletes with the execution of the RET- FIE instruction. This causes the GIE bit to be set (enables interrupts), and the program returns to the instruction after the one which was meant to dis- able interrupts.							
	F	Perform the following to ensure that inter- upts are globally disabled:							
LOOP	BCF	INTCON, GIE ; Disable global ; interrupt bit							
	BTFSC	INTCON, GIE ; Global interrupt ; disabled?							
	GOTO	LOOP : NO try again							

:

Yes, continue

with program

flow

#### 8.7 <u>Watchdog Timer (WDT)</u>

#### Applicable Devices 710 71 711 715

The Watchdog Timer is as a free running on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run, even if the clock on the OSC1/CLKIN and OSC2/CLKOUT pins of the device has been stopped, for example, by execution of a SLEEP instruction. During normal operation, a WDT time-out generates a device RESET (Watchdog Timer Reset). If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer Wake-up). The WDT can be permanently disabled by clearing configuration bit WDTE (Section 8.1).

#### 8.7.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION register. Thus, time-out periods up to 2.3 seconds can be realized.

The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET condition.

The  $\overline{\text{TO}}$  bit in the STATUS register will be cleared upon a Watchdog Timer time-out.

#### 8.7.2 WDT PROGRAMMING CONSIDERATIONS

It should also be taken into account that under worst case conditions (VDD = Min., Temperature = Max., and max. WDT prescaler) it may take several seconds before a WDT time-out occurs.

**Note:** When a CLRWDT instruction is executed and the prescaler is assigned to the WDT, the prescaler count will be cleared, but the prescaler assignment is not changed.



#### FIGURE 8-21: SUMMARY OF WATCHDOG TIMER REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2007h	Config. bits	(1)	BODEN <sup>(1)</sup>	CP1	CP0	PWRTE <sup>(1)</sup>	WDTE	FOSC1	FOSC0
81h,181h	OPTION	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: See Figure 8-1, Figure 8-2 and Figure 8-3 for operation of these bits.

#### © 1997 Microchip Technology Inc.

|--|

INTF flag (INTCON<1>)	// / 	(	  / 	-\/ /	/\'\	
INT pin			1	1	1	
INTF flag (INTCON<1>)	I I	·		1 1	<u> </u>	
(IN I CON<1>)		· •	ı <del>.</del>			
	1		1	(Note 2)	1	
GIE bit (INTCON<7>)	   	Processor in	I I		1 	
(	1	SLEEP	1	· ·	1	
NSTRUCTION FLOW	1		1	· · ·	1	
PC X PC	PC+1	-X PC+2	/ / <u>PC+2</u>	γ <u>PC + 2</u> γ	0004hX	0005h
fetched { Inst(PC) =	SLEEP Inst(PC + 1)	1	Inst(PC + 2)	1 1 1 1 1 1	Inst(0004h)	Inst(0005h)
Instruction { Inst(PC	- 1) SLEEP		Inst(PC + 1)	Dummy cycle	Dummy cycle	Inst(0004h)

Δ. CLKOUT is not available in these osc modes, but shown here for timing reference.

#### 8.9 **Program Verification/Code Protection**

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

Note: Microchip does not recommend code protecting windowed devices.

#### 8.10 **ID** Locations

Four memory locations (2000h - 2003h) are designated as ID locations where the user can store checksum or other code-identification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify. It is recommended that only the 4 least significant bits of the ID location are used.

#### 8.11 In-Circuit Serial Programming

PIC16CXX microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground, and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

The device is placed into a program/verify mode by holding the RB6 and RB7 pins low while raising the MCLR (VPP) pin from VIL to VIHH (see programming specification). RB6 becomes the programming clock and RB7 becomes the programming data. Both RB6 and RB7 are Schmitt Trigger inputs in this mode.

After reset, to place the device into programming/verify mode, the program counter (PC) is at location 00h. A 6bit command is then supplied to the device. Depending on the command, 14-bits of program data are then supplied to or from the device, depending if the command was a load or a read. For complete details of serial programming, please refer to the PIC16C6X/7X Programming Specifications (Literature #DS30228).

#### FIGURE 8-23: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



BTFSS	Bit Test	f, Skip if S	Set		CALL	Call Sub	routine			
Syntax:	[ <i>label</i> ] B]	FSS f,b			Syntax:	[ label ]	[ <i>label</i> ] CALL k			
Operands:	0 ≤ f ≤ 12 0 ≤ b < 7	27			Operands:	$0 \le k \le 2047$				
Operation:	skip if (f<	:b>) = 1			Operation.	$(PC) + T \rightarrow TOS,$ $k \rightarrow PC < 10:0>,$ $(PC) ATH < 4:3>) \rightarrow PC < 12:11>$			·11、	
Status Affected:	None				Status Affastad	None	1<4.32) -	710012		
Encoding:	01	11bb	bfff	ffff	Status Affected:	None			1	
Description:	If bit 'b' in register 'f' is '0' then the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2Tcy instruction.		Encoding: Description:	Call Subroutine. First, return address (PC+1) is pushed onto the stack. The eleven bit immediate address is load into PC bits <10:0>. The upper bits			ddress ck. The s loaded r bits of			
Words:	1					the PC are	e loaded fi two cycle	om PCLA	TH.	
Cycles:	1(2)				Words	1				
Q Cycle Activity:	Q1	Q2	Q3	Q4	Cvcles:	2				
	Decode	Read register 'f'	Process data	NOP	Q Cycle Activity:	Q1	Q2	Q3	Q4	
If Skip:	(2nd Cyc	:le)		1st Cycl		Decode	Read literal 'k',	Process data	Write to PC	
	Q1	Q2	Q3	Q4			Push PC to Stack			
	NOP	NOP	NOP	NOP	2nd Cycle	NOP	NOP	NOP	NOP	
Example	HERE FALSE	BTFSC GOTO	FLAG,1 PROCESS	CODE	Example	HERE	CALL	THERE		
	TRUE	•				Before In After Inst	struction PC = A ruction	ddress HE	CRE	
	Before In	struction PC = a ruction if FLAG<1> PC = a if FLAG<1>	address $H$ > = 0, address $FT$ > = 1,	IERE			PC = A TOS = A	ddress TH ddress HH	IERE CRE+1	

NOP	No Operation							
Syntax:	[ label ]	NOP						
Operands:	None							
Operation:	No operation							
Status Affected:	None							
Encoding:	00	0000	0xx0	0000				
Description:	No operation.							
Words:	1							
Cycles:	1							
Q Cycle Activity:	Q1	Q2	Q3	Q4				
	Decode	NOP	NOP	NOP				
Example	NOP							

RETFIE	Return from Interrupt					
Syntax:	[ label ]	RETFIE				
Operands:	None					
Operation:	$\begin{array}{l} TOS \rightarrow F \\ 1 \rightarrow GIE \end{array}$	PC,				
Status Affected:	None					
Encoding:	00	0000	0000	1001		
Description.	and Top of Stack (TOS) is loaded in the PC. Interrupts are enabled by set- ting Global Interrupt Enable bit, GIE (INTCON<7>). This is a two cycle instruction.					
Words:	1					
Cycles:	2					
Q Cycle Activity:	Q1	Q2	Q3	Q4		
1st Cycle	Decode	NOP	Set the GIE bit	Pop from the Stack		
2nd Cycle	NOP	NOP	NOP	NOP		
Example	RETFIE					

Example

After Interrupt PC = TOS GIE = 1

OPTION	Load Op	tion Reg	gister	
Syntax:	[ label ]	OPTION	٧	
Operands:	None			
Operation:	$(W) \rightarrow O$	PTION		
Status Affected:	None			
Encoding:	00	0000	0110	0010
Description: Words: Cycles: Example	The conter loaded in t instruction patibility w Since OPT register, th it. 1	nts of the he OPTIC is suppol ith PIC16 TION is a le user ca	W register DN registe rted for coo C5X produ readable/v n directly a	r are r. This de com- ucts. vritable address
	To mainta with futu not use t	ain upwa re PIC16 his instru	rd compa CXX production.	tibility ucts, do

SUBWF	Subtract	W from f		
Syntax:	[ label ]	SUBWF	f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 122 \\ d \in \ [0,1] \end{array}$	7		
Operation:	(f) - (W) –	→ (dest)		
Status Affected:	C, DC, Z			
Encoding:	00	0010	dfff	ffff
Description:	Subtract (2 ister from r stored in th result is sto	's compler egister 'f'. I le W regist pred back i	nent metho f 'd' is 0 the er. If 'd' is 1 n register 'f	d) W reg- e result is the
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process data	Write to dest
Example 1:	SUBWF	reg1,1		
	Before Ins	struction		
	REG1	=	3	
	VV C	=	2 ?	
	Z	=	?	
	After Instr	uction		
	REG1	=	1	
	C	=	∠ 1; result is	positive
	Z	=	0	
Example 2:	Before Ins	struction		
	REG1	=	2	
	W C	=	2 ?	
	Z	=	?	
	After Instr	uction		
	REG1	=	0	
	W C	=	2 1: result is	zero
	Z	=	1	2010
Example 3:	Before Ins	struction		
	REG1	=	1	
	W C	=	2	
	Z	=	?	
	After Instr	uction		
	REG1	=	0xFF	
	W C	=	2 0: result is	negative
	7	_	0	

SWAPF	Swap Ni	bbles in	f						
Syntax:	[label] SWAPF f,d								
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$								
Operation:	$(f<3:0>) \rightarrow (dest<7:4>),$ $(f<7:4>) \rightarrow (dest<3:0>)$								
Status Affected:	None								
Encoding:	00	1110	dfff	ffff					
Description:	The upper and lower nibbles of regis- ter 'f' are exchanged. If 'd' is 0 the result is placed in W register. If 'd' is 1 the result is placed in register 'f'.								
Words:	1								
Cycles:	1								
Q Cycle Activity:	Q1	Q2	Q3	Q4					
	Decode	Read register 'f'	Process data	Write to dest					
Example	SWAPF	REG,	0						
	Before In	struction							
	REG1 = 0xA5								
	After Inst	ruction							
		REG1 W	= 0x = 0x	A5 5A					

TRIS	Load TRIS Register						
Syntax:	[ <i>label</i> ]	TRIS	f				
Operands:	$5 \leq f \leq 7$						
Operation:	$(W) \rightarrow TF$	RIS regis	ster f;				
Status Affected:	None						
Encoding:	00	0000	0110	Offf			
Description:	The instru compatibil ucts. Since able and v address th	ction is su ity with th e TRIS reg vritable, th nem.	upported for e PIC16C gisters are ne user can	or code 5X prod- read- n directly			
Words:	1						
Cycles:	1						
Example							
	To maint with futu not use t	ain upwa re PIC16 his instru	rd compa CXX prod uction.	tibility ucts, do			

#### 10.6 <u>PICDEM-1 Low-Cost PIC16/17</u> <u>Demonstration Board</u>

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-Plus programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the PICMASTER emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

#### 10.7 <u>PICDEM-2 Low-Cost PIC16CXX</u> Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-Plus, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I<sup>2</sup>C bus and separate headers for connection to an LCD module and a keypad.

#### 10.8 PICDEM-3 Low-Cost PIC16CXXX Demonstration Board

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

#### 10.9 <u>MPLAB Integrated Development</u> <u>Environment Software</u>

The MPLAB IDE Software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a windows based application which contains:

- A full featured editor
- Three operating modes
  - editor
  - emulator
  - simulator
- A project manager
- Customizable tool bar and key mapping
- A status bar with project information

Extensive on-line help

MPLAB allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PIC16/17 tools (automatically updates all project information)
- Debug using:
- source files
- absolute listing file
- Transfer data dynamically via DDE (soon to be replaced by OLE)
- Run up to four emulators on the same PC

The ability to use MPLAB with Microchip's simulator allows a consistent platform and the ability to easily switch from the low cost simulator to the full featured emulator with minimal retraining due to development tools.

#### 10.10 Assembler (MPASM)

The MPASM Universal Macro Assembler is a PChosted symbolic assembler. It supports all microcontroller series including the PIC12C5XX, PIC14000, PIC16C5X, PIC16CXXX, and PIC17CXX families.

MPASM offers full featured Macro capabilities, conditional assembly, and several source and listing formats. It generates various object code formats to support Microchip's development tools as well as third party programmers.

MPASM allows full symbolic debugging from PICMASTER, Microchip's Universal Emulator System.

# PIC16C71X

Applica	ble Devices 710 71 711 715						
11.3	DC Characteristics: PIC16C71 PIC16C71 PIC16C71 PIC16C71 PIC16C71 PIC16C71 PIC16C71 PIC16LC7 PIC16LC7	0-04 1-04 0-10 1-10 0-20 1-20 1-20 10-04 210-04	(Comme (Comme (Comme (Comme (Comme (Comme (Comme	ercia ercia ercia ercia ercia ercia ercia	al, Indus al, Indus al, Indus al, Indus al, Indus al, Indus al, Indus al, Indus	trial, E trial, E trial, E trial, E trial, E trial, E trial, E	Extended) Extended) Extended) Extended) Extended) Extended) Extended) Extended) Extended)
		Standa Operati	rd Opera	ting		ns (un	lless otherwise stated) $1 < \pm 70^{\circ}$ C (commercial)
DC CHAI	RACTERISTICS	Operati Section	ng voltage 11.2.	e VD	-40°C -40°C D range as	: ≤ T : ≤ T : ≤ T s desci	$A \le +70$ C (commercial) $A \le +85^{\circ}$ C (industrial) $TA \le +125^{\circ}$ C (extended) ribed in DC spec Section 11.1 and
Param No	Characteristic	Sym	Min	Typ	Max	Units	Conditions
	Input Low Voltage I/O ports	VIL					
D030 D030A	with TTL buffer		Vss Vss	-	0.15Vdd 0.8V	V V	For entire VDD range $4.5 \le VDD \le 5.5V$
D031 D032	with Schmitt Trigger buffer MCLR, OSC1 (in RC mode)		Vss Vss	-	0.2Vdd 0.2Vdd	V V	
D033	OSC1 (in XT, HS and LP)		Vss	-	0.3Vdd	V	Note1
	Input High Voltage	Vін		-			
D040 D040A	with TTL buffer		2.0 0.25Vdd + 0.8V	-	Vdd Vdd	V V	$4.5 \le VDD \le 5.5V$ For entire VDD range
D041	with Schmitt Trigger buffer		0.8Vdd	-	Vdd	V	For entire VDD range
D042	MCLR, RB0/INT		0.8VDD	-	VDD	V	
D042A	OSC1 (XT, HS and LP)			-	VDD		Note1
D043	PORTR weak pull-up current	ססווס	0.9VDD	-	400		
0070	Input Leakage Current (Notes 2, 3)	IPURD	50	250	400	μΑ	VDD = 3V, VPIN = V33
D060	I/O ports	lı∟	-	-	±1	μA	$Vss \le VPIN \le VDD$ , Pin at hi-impedance
D061	MCLR, RA4/T0CKI		-	-	±5	μA	$Vss \leq VPIN \leq VDD$
D063	OSC1		-	-	±5	μA	Vss $\leq$ VPIN $\leq$ VDD, XT, HS and LP osc configuration

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C7X be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

		$\sim$								
OSC		PIC16C715-04		<pre>PIC16C715-10</pre>		PIC16C715-20		PIC16LC715-04		PIC16C715/JW
	VDD:	4.0V to 5.5V	VDD:	4.5V to 5.5V	VDD:	4.5V to 5.5V	VDD:	2.5V to 5.5V	VDD:	4.0V to 5.5V
PC	IDD:	5 mA max. at 5.5V	IDD:	2.7 mA typ. at \$.5)	IDD:	2.7 mA typ. at 5.5V	IDD:	2.0 mA typ. at 3.0V	IDD:	5 mA max. at 5.5V
	IPD:	21 μA max. at 4V	IPD:	1.5 μA typ. at 4V	IPD:	1.5 μA typ. at 4V	IPD:	0.9 μA typ. at 3V	IPD:	21 μA max. at 4V
	Freq:	4 MHz max.	Freq:	4 MHz max. >	Freq:	4 MHz max.	Freq:	4 MHz max.	Freq:	4 MHz max.
	VDD:	4.0V to 5.5V	VDD:	4.5V to 5.5V /	VDD:	4.5V to 5.5V	VDD:	2.5V to 5.5V	VDD:	4.0V to 5.5V
VT	IDD:	5 mA max. at 5.5V	IDD:	2.7 mA typ. at 5.5V	IDD:	2.7/mA typ. at 5.5V	IDD:	2.0 mA typ. at 3.0V	IDD:	5 mA max. at 5.5V
	IPD:	21 μA max. at 4V	IPD:	1.5 μA typ. at 4V	NgD:	1.5 µA typ at 4V	IPD:	0.9 μA typ. at 3V	IPD:	21 μA max. at 4V
	Freq:	4 MHz max.	Freq:	4 MHz max.	Freq.	4 MHz max.	Freq:	4 MHz max.	Freq:	4 MHz max.
	VDD:	4.5V to 5.5V	VDD:	4.5V to 5.5V	V6p:	4.5V/to 5,5V/			Vdd:	4.5V to 5.5V
це	IDD:	13.5 mA typ. at 5.5V	IDD:	30 mA max. at 5.5V	IDD:	30 mA max. at 5.5V		tuco in US modo	IDD:	30 mA max. at 5.5V
	IPD:	1.5 μA typ. at 4.5V	IPD:	1.5 μA typ. at 4.5V	IPD:	1.5 μA typ. at 4.5V		d use in HS mode	IPD:	1.5 μA typ. at 4.5V
	Freq:	4 MHz max.	Freq:	10 MHz max.	Freq:	20 MHz max.	$\langle \rangle$		Freq:	10 MHz max.
	VDD:	4.0V to 5.5V					YOD:	2.5V to 5.5V	Vdd:	2.5V to 5.5V
	IDD:	52.5 μA typ. at 32 kHz, 4.0V	Dong	tuso in LP modo	Dono		IDD:/	48 μA max. at 32 kHz, 3.0V	IDD:	48 μA max. at 32 kHz, 3.0V
	IPD:	0.9 μA typ. at 4.0V					IPG: /	/5.Ø μA max. at 3.0V	IPD:	5.0 μA max. at 3.0V
	Freq:	200 kHz max.				/	Freq:	/ 200 kHz max.	Freq:	200 kHz max.

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.

**TABLE 13-1:** 

CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

# PIC16C71X

# Applicable Devices71071711715

#### 13.5 <u>Timing Diagrams and Specifications</u>

### FIGURE 13-2: EXTERNAL CLOCK TIMING



#### TABLE 13-2: CLOCK TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
	Fos	External CI KIN Frequency	DC		4	MHZ	XTosc mode
	100	(Note 1)		_	4		HS osc mode (PIC16C715-04)
			DC	_	20	MHZ	HS osc mode (PIC16C715-20)
			DC	_	200	kHz	LP osc mode
		Oscillator Frequency	DC	—		MHz	RC osc mode
		(Note 1)	0.1		4	MHz	XT osc mode
			4	$  \langle \rangle$	4	MHz	HS osc mode (PIC16C715-04)
			4	$\wedge - \land$	10	MHz	HS osc mode (PIC16C715-10)
			4		20	MHz	HS osc mode (PIC16C715-20)
		<	5	$\bigvee \downarrow \setminus$	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250	$\searrow$	_	ns	XT osc mode
		(Note 1)	250	Ň	—	ns	HS osc mode (PIC16C715-04)
			100	$  $	—	ns	HS osc mode (PIC16C715-10)
			50	—	-	ns	HS osc mode (PIC16C715-20)
			> 5	—		μs	LP osc mode
		Oscillator Period	250	—	—	ns	RC osc mode
			250	—	10,000	ns	XT osc mode
			250	—	250	ns	HS osc mode (PIC16C715-04)
			100	_	250	ns	HS osc mode (PIC16C715-10)
		$() \subset ($	50	_	250	ns	HS osc mode (PIC16C715-20)
		$\bigvee \land \searrow$	5	_	_	μs	LP osc mode
2 /	TGY	Instruction Cycle Time (Note 1)	200	—	DC	ns	Tcy = 4/Fosc
3/	ŢosĻ,	External Clock in (OSC1) High	50	—	—	ns	XT oscillator
$  \setminus \setminus$	TosH	or Low Time	2.5	—	—	μs	LP oscillator
	$\leq$		10			ns	HS oscillator
4	TosR,	External Clock in (OSC1) Rise		—	25	ns	XT oscillator
	TosF	or Fall Time	—	—	50	ns	LP oscillator
			-	—	15	ns	HS oscillator

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices. OSC2 is disconnected (has no loading) for the PIC16C715.

## Applicable Devices71071711715

#### 15.1 DC Characteristics: PIC16C71-04 (Commercial, Industrial) PIC16C71-20 (Commercial, Industrial)

DC CH	ARACTERISTICS		<b>Standa</b> Operat	ard Op ing terr	eratin perati	<b>g Cond</b> ure 0° -4	litions (unless otherwise stated) $^{\circ}C \leq TA \leq +70^{\circ}C$ (commercial) $^{\circ}O^{\circ}C \leq TA \leq +85^{\circ}C$ (industrial)
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions
D001 D001A	Supply Voltage	VDD	4.0 4.5		6.0 5.5	V V	XT, RC and LP osc configuration HS osc configuration
D002*	RAM Data Retention Voltage (Note 1)	Vdr	-	1.5	-	V	
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details
D010	Supply Current (Note 2)	IDD	-	1.8	3.3	mA	XT, RC osc configuration Fosc = 4 MHz, VDD = 5.5V (Note 4)
D013			-	13.5	30	mA	HS osc configuration Fosc = 20 MHz, VDD = 5.5V
D020 D021 D021A	Power-down Current (Note 3)	IPD	- - -	7 1.0 1.0	28 14 16	μΑ μΑ μΑ	$VDD = 4.0V, WDT enabled, -40^{\circ}C to +85^{\circ}C$ $VDD = 4.0V, WDT disabled, -0^{\circ}C to +70^{\circ}C$ $VDD = 4.0V, WDT disabled, -40^{\circ}C to +85^{\circ}C$

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD  $\overline{MCLR} = VDD$ ; WDT enabled/disabled as specified.

The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.

4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm. Applicable Devices 710 71 711 715

## 15.4 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created following one of the following formats:

#### 1. TppS2ppS

2. TppS

Т				
F	Frequency	т	Time	
Lower	case letters (pp) and their meanings:	•		
рр				
сс	CCP1	osc	OSC1	
ck	CLKOUT	rd	RD	
cs	CS	rw	RD or WR	
di	SDI	sc	SCK	
do	SDO	ss	SS	
dt	Data in	tO	TOCKI	
io	I/O port	t1	T1CKI	
mc	MCLR	wr	WR	
Uppero	case letters and their meanings:			
S				
F	Fall	P	Period	
н	High	R	Rise	
	Invalid (Hi-impedance)	V	Valid	
L	Low	Z	Hi-impedance	
FIGURE	15-1: LOAD CONDITIONS			



Applicable Devices 710 71 711 715

#### FIGURE 15-6: A/D CONVERSION TIMING



### TABLE 15-7: A/D CONVERSION REQUIREMENTS

Param No.	Sym	Characteristic		Min	Тур†	Мах	Units	Conditions
130	TAD	A/D clock period	PIC16 <b>C</b> 71	2.0	_	_	μs	Tosc based, VREF ≥ 3.0V
			PIC16 <b>LC</b> 71	2.0	_		μs	TOSC based, VREF full range
			PIC16 <b>C</b> 71	2.0	4.0	6.0	μs	A/D RC Mode
			PIC16 <b>LC</b> 71	3.0	6.0	9.0	μs	A/D RC Mode
131	TCNV	Conversion time (not including S/H time)	(Note 1)	_	9.5	_	TAD	
132	TACQ	Acquisition time		Note 2	20		μs	
				5*	_	_	μs	The minimum time is the ampli- fier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 19.5 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).
134	TGO	Q4 to A/D clock start		_	Tosc/2§	_	_	If the A/D clock source is selected as RC, a time of Tcy is added before the A/D clock starts. This allows the SLEEP instruction to be executed.
135	Tswc	Switching from convert -	$\rightarrow$ sample time	1.5§	—		TAD	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ These specifications ensured by design.

Note 1: ADRES register may be read on the following TCY cycle.

2: See Section 7.1 for min conditions.



FIGURE 16-9: VTH (INPUT THRESHOLD VOLTAGE) OF I/O PINS VS. VDD



NOTES:

# PIC16C71X

RA2/AN2		a
$D \wedge O / A \wedge O / A = -$		
RA3/AN3/VREF		9
RA4/T0CKI		9
RB0/INT		9
RB1	•••••	9
RB2		9
RB3		9
RD4	•••••	9
RB5		9
RB6		9
RB7		a
VDD		9
Vss		9
Pinout Descriptions		
		~
PIC16C/1	•••••	9
PIC16C710		9
PIC16C711		9
DIC16C715		0
	•••••	9
PIR1 Register		21
POP		23
POP	53	51
		54
Oscillator Start-up Timer (OST)	47,	53
Power Control Register (PCON)		54
Power-on Reset (POR) 47.55	3 57	58
	, 07, 47	50
Power-up Timer (PWRT)	47,	53
Time-out Sequence		54
Time-out Sequence on Power-up		59
	E0	55
10	52,	55
POR bit	22,	54
Port RB Interrupt		63
	57	59
		50
DODIA Dogistor 1/		
	1, 15,	25
PORTB	1, 15, 57.	25 58
PORTB Register 1/	1, 15, 57, 1 15	25 58 27
PORTB	4, 15, 57, 1, 15,	25 58 27
PORTB	1, 15, 57, 1, 15,	25 58 27 66
PORTB Register	1, 15, 57, 1, 15,	25 58 27 66 35
PORTB	1, 15, 57, 1, 15,	25 58 27 66 35 85
PORTB Register	4, 15, 57, 1, 15, 	25 58 27 66 35 85
PORTB Register	4, 15, 57, 1, 15,	25 58 27 66 35 85 7
PORTB Register	4, 15, 57, 4, 15,	25 58 27 66 35 85 7
PORTB Register	4, 15, 57, 4, 15, 	25 58 27 66 35 85 7
PORTB Register	4, 15, 57, 4, 15,	25 58 27 66 35 85 7 23
PORTA Register	4, 15, 57, 4, 15, 	25 58 27 66 35 85 7 23
PORTA Register	4, 15, 57, 4, 15,	25 58 27 66 35 85 7 23 11
PORTB Register	4, 15, 57, 4, 15,	25 58 27 66 35 85 7 23 11
PORTB Register	4, 15, 57, 4, 15,	25 58 27 66 35 85 7 23 11 11
PORTB Register	4, 15, 57, 4, 15,	25 58 27 66 35 85 7 23 11 11
PORTB Register	4, 15, 57, 4, 15,	25 58 27 66 35 85 7 23 11 11 11
PORTB Register	4, 15, 57, 1, 15,	25 58 27 66 35 85 7 23 11 11 11 67
PORTB Register	4, 15, 57, 1, 15,	25 58 27 66 35 85 7 23 11 11 11 11 67 18
PORTB Register	4, 15, 57, 4, 15,	25 58 27 66 35 85 7 23 11 11 11 67 18
PORTB Register	4, 15, 57, I, 15, 	25 58 27 66 35 85 7 23 11 11 11 67 18 18
PORTB Register	I, 15, 57, I, 15, 	25 58 27 66 35 85 7 23 11 11 11 67 18 18
PORTB Register	4, 15, 57, 4, 15, 	25 58 27 66 35 85 7 23 11 11 11 67 18 18 18
PORTB Register	4, 15, 57, 4, 15, 	25 58 27 66 35 85 .7 23 11 11 11 67 18 18 18 18 23
PORTB Register	4, 15, 57, 4, 15,	25 58 27 66 35 85 7 23 11 11 11 11 11 67 18 18 18 18 23
PORTB Register	4, 15, 57, 4, 15, 	25 58 27 66 35 85 7 23 11 11 11 11 11 67 18 18 18 18 23
PORTB Register	I, 15, 57, I, 15, 	25 58 27 66 35 85 7 23 11 11 11 11 67 18 18 18 18 23 53
PORTB Register	4, 15, 57, 4, 15, 57, 4, 15, 57, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 15, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 5	25 58 27 66 35 85 .7 23 11 11 11 11 67 18 18 18 23 53 48
PORTB Register	4, 15, 57, 4, 15, 	25 58 27 66 35 85 7 23 11 11 11 11 67 18 18 18 23 53 48
PORTB Register	4, 15,57, 4, 15,	25 58 27 66 35 85 7 23 11 11 11 11 67 18 18 18 23 53 48
PORTB Register	I, 15, 57, I, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15,	25 58 27 66 35 5 7 23 11 11 11 11 11 11 18 18 18 23 48
PORTB Register	4, 15, 57, 4, 15, 57, 4, 15, 57, 4, 15, 57, 4, 15, 57, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41,	25 58 27 66 35 5 7 23 11 11 11 11 11 11 11 11 11 11 11 11 11
PORTB Register	4, 15, 57, 4, 15, 57, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 15, 4, 4, 15, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, .	25 58 27 63 58 57 63 55 4 10 11 11 11 11 11 11 11 11 11
PORTB Register	4, 15,57, 4, 15,	25 58 27 66 35 85 .7 23 11 11 11 11 67 18 18 23 53 48 19 35 19 35 19 10 10 10 10 10 10 10 10 10 10
PORTB Register	4, 15,57, 4, 15,	25 58 27 66 35 85 7 23 11 11 11 11 11 67 18 18 18 23 53 48 19 63 18 18 19 63 18
PORTB Register	4, 15, 57, 4, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15,	25 25 27 66 35 85 .7 2 11 11 11 11 167 18 18 23 53 48 19 63 54 18 18 18 18 18 18 18 18 18 18
PORTB Register	I, 15,57, I, 15, I, 1	25 25 27 66 35 57 11 11 11 11 11 11 11 11 11 1
PORTB Register	4, 15,57, 4, 15,57, 4, 15,57,51,51,	25       27       66       385       .7       23       111       111       167       188       188       183       53       48       19       638       54       19       638       54       53       18       154       53       16       154       53       16       154       53       16       154       53       16       154       53       16       154       53       16       154       53       16       154       53       16       154       53       16       154       53       16       154       154       16       16       154       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16       16
PORTB Register	4, 15,57, 4, 15,	25         258         27         66         358            23         111         111         111         111         111         111         111         111         111         111         111         111         111         111         111         111         111         111         111         111         111         111         111         111         111         111         111         111         111         111         111         111         111         111         111         111         111         111         111         111         111         111         111         111         111         111         111 </td
PORTB Register	I, 15, 57, I, 57, I, 57, I, 57, I, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51,	25       27       66       35       27         11       11       11       167       18       18       18         12       11       11       167       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18       18

<b>DIO100711</b>	10
PIC16C711	
PIC16C715	13
Reset Conditions	56
Summary	
Reset	47, 52
Reset Conditions for Special Registers .	
RP0 bit	12, 17
RP1 bit	17

## S

- ·	87
Services	
One-Time-Programmable (OTP) Devices	5
Quick-Turnaround-Production (QTP) Devices	5
Serialized Quick-Turnaround Production (SQ	TP)
Devices	5
SLEEP	47, 52
Software Simulator (MPLAB <sup>™</sup> SIM)	87
Special Features of the CPU	47
Special Function Registers	
PIC16C71	14
PIC16C710	14
PIC16C711	14
Special Function Registers. Section	14
Stack	23
Overflows	23
Underflow	23
STATUS Perister	20
Т	
TOCS bit	19
	10
TAD	41
limer0	
RTCC	57, 58
Timers	
Timer0	
Block Diagram	31
External Clock	33
External Clock Timing	33
Increment Delay	33
Interrupt	31
Interrupt Timing	32
Prescaler	34
Prescaler Block Diagram	
3	34
Section	34 31
Section	34 31 35
Section Switching Prescaler Assignment Synchronization	34 31 35 33
Section Switching Prescaler Assignment Synchronization	34 31 35 33 33
Section	34 35 35 33 33 
Section Switching Prescaler Assignment Synchronization TOCKI TOIF Timing	
Section Switching Prescaler Assignment Synchronization TOCKI TOIF Timing TMP0 Interrupt	
Section Switching Prescaler Assignment Synchronization TOCKI TOIF Timing TMR0 Interrupt Timing Diagram	
Section Switching Prescaler Assignment Synchronization TOCKI TOIF Timing TMR0 Interrupt Timing Diagrams	
Section Switching Prescaler Assignment Synchronization TOCKI TOIF Timing TMR0 Interrupt Timing Diagrams A/D Conversion	
Section Switching Prescaler Assignment Synchronization TOCKI TOIF Timing TMR0 Interrupt Timing Diagrams A/D Conversion	
Section Switching Prescaler Assignment Synchronization TOCKI TOIF Timing TMR0 Interrupt Timing Diagrams A/D Conversion	
Section Switching Prescaler Assignment Synchronization TOCKI TOIF Timing TMR0 Interrupt Timing Diagrams A/D Conversion	
Section Switching Prescaler Assignment Synchronization TOCKI TOIF Timing TMR0 Interrupt Timing Diagrams A/D Conversion	
Section Switching Prescaler Assignment Synchronization TOCKI TOIF Timing TMR0 Interrupt Timing Diagrams A/D Conversion	
Section Switching Prescaler Assignment Synchronization TOCKI TOIF Timing TMR0 Interrupt Timing Diagrams A/D Conversion Brown-out Reset CLKOUT and I/O External Clock Timing Power-up Timer Reset Start-up Timer	
Section Switching Prescaler Assignment Synchronization TOCKI TOIF Timing TMR0 Interrupt Timing Diagrams A/D Conversion Brown-out Reset CLKOUT and I/O External Clock Timing Power-up Timer Reset Start-up Timer Time-out Sequence	
Section Switching Prescaler Assignment Synchronization TOCKI TollF Timing Diagrams A/D Conversion	
Section Switching Prescaler Assignment Synchronization TOCKI ToIF Timing Diagrams A/D Conversion	34 31 35 33 33 63 63 63 63 63 63 63 63 63 63 63
Section Switching Prescaler Assignment Synchronization TOCKI ToIF Timing Diagrams A/D Conversion	34 31 35 33 33 63 63 63 63 63 63 63 7 7 7 7 8 7 124, 146 5, 112, 144 5, 118, 141 97, 143 97, 143 97, 143 97, 143 97, 143 3, 121, 144 32 33
Section Switching Prescaler Assignment Synchronization TOCKI TOIF Timing Diagrams A/D Conversion	34 31 35 33 33 63 63 63 63 63 63 63 7 7 7 7 8 7 124, 146 5, 112, 146 5, 118, 141 97, 143 97, 143 97, 143 97, 143 93, 121, 144 32 33 33 33 57 57 57 59 59 50 50 50 50 50 50 50 50 50 50 50 50 50

Maps

NOTES: