



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, PWM, WDT
Number of I/O	13
Program Memory Size	896B (512 x 14)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	36 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 6V
Data Converters	A/D 4x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	18-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc710t-04e-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4.2.2.6 PCON REGISTER

Applicable Devices 710 71 711 715

The Power Control (PCON) register contains a flag bit to allow differentiation between a Power-on Reset (POR) to an external MCLR Reset or WDT Reset. Those devices with brown-out detection circuitry contain an additional bit to differentiate a Brown-out Reset (BOR) condition from a Power-on Reset condition. For the PIC16C715 the PCON register also contains status bits MPEEN and PER. MPEEN reflects the value of the MPEEN bit in the configuration word. PER indicates a parity error reset has occurred.

BOR is unknown on Power-on Reset. It must then be set by the user and checked on subsequent resets to see if BOR is clear, indicating a brown-out has occurred. The BOR status bit is a don't care and is not necessarily predictable if the brown-out circuit is disabled (by clearing the BODEN bit in the Configuration word).

FIGURE 4-12: PCON REGISTER (ADDRESS 8Eh), PIC16C710/711

_	-	_	_	_	_	POR	BOR
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-q

bit0

Note:

R = Readable bit W = Writable bit

bit7

U = Unimplemented bit,

read as '0'

n = Value at POR reset

bit 7-2: Unimplemented: Read as '0'

bit 1: **POR:** Power-on Reset Status bit

1 = No Power-on Reset occurred

0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)

bit 0: BOR: Brown-out Reset Status bit

1 = No Brown-out Reset occurred

0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

FIGURE 4-13: PCON REGISTER (ADDRESS 8Eh), PIC16C715

R-U	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-q
MPEEN	_	_	_	_	PER	POR	BOR ⁽¹⁾
bit7							bit0

R = Readable bit W = Writable bit

U = Unimplemented bit, read as '0'n = Value at POR reset

bit 7: **MPEEN:** Memory Parity Error Circuitry Status bit Reflects the value of configuration word bit, MPEEN

bit 6-3: Unimplemented: Read as '0'

bit 2: **PER:** Memory Parity Error Reset Status bit

1 = No Error occurred

0 = Program Memory Fetch Parity Error occurred (must be set in software after a Parity Error Reset)

bit 1: POR: Power-on Reset Status bit

1 = No Power-on Reset occurred

0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)

bit 0: BOR: Brown-out Reset Status bit

1 = No Brown-out Reset occurred

0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

5.2 PORTB and TRISB Registers


PORTB is an 8-bit wide bi-directional port. The corresponding data direction register is TRISB. Setting a bit in the TRISB register puts the corresponding output driver in a hi-impedance input mode. Clearing a bit in the TRISB register puts the contents of the output latch on the selected pin(s).

EXAMPLE 5-2: INITIALIZING PORTB

```
BCF
       STATUS, RP0
CLRF
                     ; Initialize PORTB by
       PORTR
                     ; clearing output
                     ; data latches
BSF
       STATUS, RPO
                   ; Select Bank 1
MOVLW
       0xCF
                     ; Value used to
                     ; initialize data
                     ; direction
MOVWF
      TRISB
                     ; Set RB<3:0> as inputs
                     ; RB<5:4> as outputs
                     ; RB<7:6> as inputs
```

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit $\overline{\text{RBPU}}$ (OPTION<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

FIGURE 5-3: BLOCK DIAGRAM OF RB3:RB0 PINS



Four of PORTB's pins, RB7:RB4, have an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e. any RB7:RB4 pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON<0>).

This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition, and allow flag bit RBIF to be cleared.

This interrupt on mismatch feature, together with software configurable pull-ups on these four pins allow easy interface to a keypad and make it possible for wake-up on key-depression. Refer to the Embedded Control Handbook, "Implementing Wake-Up on Key Stroke" (AN552).

Note: For the PIC16C71

if a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then interrupt flag bit RBIF may not get set.

The interrupt on change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt on change feature. Polling of PORTB is not recommended while using the interrupt on change feature.

6.3 Prescaler


An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer, respectively (Figure 6-6). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available which is mutually exclusively shared between the Timer0 module and the Watchdog Timer. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer, and vice-versa.

The PSA and PS2:PS0 bits (OPTION<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g. CLRF 1, MOVWF 1, BSF 1,x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.

Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count, but will not change the prescaler assignment.

FIGURE 6-6: BLOCK DIAGRAM OF THE TIMERO/WDT PRESCALER



Note:

TABLE 8-3: CERAMIC RESONATORS, PIC16C710/711/715

Ranges Tested:									
Mode	Freq	OSC2							
XT	455 kHz 2.0 MHz 4.0 MHz	68 - 100 pF 15 - 68 pF 15 - 68 pF	68 - 100 pF 15 - 68 pF 15 - 68 pF						
HS	8.0 MHz 16.0 MHz	10 - 68 pF 10 - 22 pF	10 - 68 pF 10 - 22 pF						
	se values are to es at bottom of p	for design guidar page.	nce only. See						
Resonato	rs Used:								
455 kHz	Panasonic E	FO-A455K04B	± 0.3%						
2.0 MHz	Murata Erie	CSA2.00MG	± 0.5%						
4.0 MHz	Murata Erie CSA4.00MG ± 0.5%								
8.0 MHz	Murata Erie CSA8.00MT ± 0.5%								
16.0 MHz	Murata Erie	CSA16.00MX	± 0.5%						
All reso	nators used did	d not have built-in	capacitors.						

TABLE 8-4: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR, PIC16C710/711/715

Osc Type	Crystal Freq	Cap. Range C1	Cap. Range C2		
LP	32 kHz	33 pF	33 pF		
	200 kHz	15 pF	15 pF		
XT	200 kHz	47-68 pF	47-68 pF		
	1 MHz	15 pF	15 pF		
	4 MHz	15 pF	15 pF		
HS	4 MHz	15 pF	15 pF		
	8 MHz	15-33 pF	15-33 pF		
	20 MHz	15-33 pF	15-33 pF		
	values are at bottom of	for design guida page.	nce only. See		
	Crys	tals Used			
32 kHz	Epson C-00	01R32.768K-A	± 20 PPM		
200 kHz	STD XTL 2	STD XTL 200.000KHz			
1 MHz	ECS ECS-	± 50 PPM			
4 MHz	ECS ECS-4	± 50 PPM			
8 MHz	EPSON CA	-301 8.000M-C	± 30 PPM		
20 MHz	EPSON CA	A-301 20.000M-C	± 30 PPM		

- Note 1: Recommended values of C1 and C2 are identical to the ranges tested table.
 - 2: Higher capacitance increases the stability of oscillator but also increases the start-up time.
 - 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - 4: Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification.

8.4 Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST), and Brown-out Reset (BOR)

8.4.1 POWER-ON RESET (POR)

Applicable Devices | 710 | 71 | 711 | 715

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.5V - 2.1V). To take advantage of the POR, just tie the $\overline{\text{MCLR}}$ pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset. A maximum rise time for VDD is specified. See Electrical Specifications for details.

When the device starts normal operation (exits the reset condition), device operating parameters (voltage, frequency, temperature, ...) must be met to ensure operation. If these conditions are not met, the device must be held in reset until the operating conditions are met. Brown-out Reset may be used to meet the startup conditions.

For additional information, refer to Application Note AN607, "Power-up Trouble Shooting."

8.4.2 POWER-UP TIMER (PWRT)

Applicable Devices | 710 | 71 | 711 | 715

The Power-up Timer provides a fixed 72 ms nominal time-out on power-up only, from the POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in reset as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an acceptable level. A configuration bit is provided to enable/disable the PWRT.

The power-up time delay will vary from chip to chip due to VDD, temperature, and process variation. See DC parameters for details.

8.4.3 OSCILLATOR START-UP TIMER (OST)

Applicable Devices 710 71 711 715

The Oscillator Start-up Timer (OST) provides 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This ensures that the crystal oscillator or resonator has started and stabilized.


The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

8.4.4 BROWN-OUT RESET (BOR)

Applicable Devices 710 71 711 715

A configuration bit, BODEN, can disable (if clear/programmed) or enable (if set) the Brown-out Reset circuitry. If VDD falls below 4.0V (3.8V - 4.2V range) for greater than parameter #35, the brown-out situation will reset the chip. A reset may not occur if VDD falls below 4.0V for less than parameter #35. The chip will remain in Brown-out Reset until VDD rises above BVDD. The Power-up Timer will now be invoked and will keep the chip in RESET an additional 72 ms. If VDD drops below BVDD while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above BVDD, the Power-up Timer will execute a 72 ms time delay. The Power-up Timer should always be enabled when Brown-out Reset is enabled. Figure 8-10 shows typical brown-out situations.

FIGURE 8-10: BROWN-OUT SITUATIONS



8.6 <u>Context Saving During Interrupts</u>

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt i.e., W register and STATUS register. This will have to be implemented in software.

Example 8-1 stores and restores the STATUS and W registers. The user register, STATUS_TEMP, must be defined in bank 0.

The example:

- a) Stores the W register.
- b) Stores the STATUS register in bank 0.
- c) Executes the ISR code.
- Restores the STATUS register (and bank select bit).
- e) Restores the W register.

EXAMPLE 8-1: SAVING STATUS AND W REGISTERS IN RAM

```
MOVWF
         W_TEMP
                          ;Copy W to TEMP register, could be bank one or zero
SWAPF
         STATUS, W
                          ;Swap status to be saved into W
MOVWF
         STATUS_TEMP
                          ; Save status to bank zero STATUS_TEMP register
:(ISR)
SWAPF
         STATUS_TEMP,W
                          ;Swap STATUS_TEMP register into W
                          ; (sets bank to original state)
MOVWF
         STATUS
                          ; Move W into STATUS register
SWAPF
         W_TEMP,F
                          ;Swap W_TEMP
         W_TEMP,W
                          ;Swap W_TEMP into W
SWAPF
```

SLEEP

Syntax: [label] SLEEP

Operands: None

Operation: $00h \rightarrow WDT$,

 $0 \to WDT \ prescaler,$

 $1 \to \overline{TO}, \\ 0 \to \overline{PD}$

Status Affected: TO, PD

Encoding: 00 0000 0110 0011

Description: The power-down status bit, \overline{PD} is

cleared. Time-out status bit, TO is set. Watchdog Timer and its pres-

caler are cleared.

The processor is put into SLEEP mode with the oscillator stopped. See Section 8.8 for more details.

Words: 1 Cycles: 1

Q Cycle Activity: Q1 Q2 Q3 Q4

Decode NOP NOP Go to Sleep

Example: SLEEP

SUBLW Subtract W from Literal

Syntax: [label] SUBLW k

 $\label{eq:continuous} \begin{array}{ll} \text{Operands:} & 0 \leq k \leq 255 \\ \\ \text{Operation:} & k - (W) \rightarrow (W) \end{array}$

Status Affected: C, DC, Z

Encoding: 11 110x kkkk kkkk

Description: The W register is subtracted (2's complement method) from the eight bit literal 'k'.

The result is placed in the W register.

Words: 1

Cycles: 1

Q Cycle Activity: Q1 Q2 Q3 Q4

Decode Read Process Write to W

Example 1: SUBLW 0x02

Before Instruction

W = 1 C = ? Z = ?

After Instruction

W = 1

C = 1; result is positive

Z = 0

Example 2: Before Instruction

W = 2 C = ?

After Instruction

W = 0

C = 1; result is zero

Z = 1

Example 3: Before Instruction

W = 3 C = ? Z = ?

۷ –

After Instruction

W = 0xFF

C = 0; result is nega-

tive

Z = 0

DC CHARACTERISTICS

Applicable Devices 710 71 711 715

11.3 DC Characteristics: PIC16C710-04 (Commercial, Industrial, Extended)

PIC16C711-04 (Commercial, Industrial, Extended)
PIC16C710-10 (Commercial, Industrial, Extended)
PIC16C711-10 (Commercial, Industrial, Extended)
PIC16C710-20 (Commercial, Industrial, Extended)
PIC16C711-20 (Commercial, Industrial, Extended)
PIC16LC710-04 (Commercial, Industrial, Extended)

PIC16LC711-04 (Commercial, Industrial, Extended)

Standard Operating Conditions (unless otherwise stated)

Operating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ (commercial)

 $-40^{\circ}\text{C} \leq \text{Ta} \leq +85^{\circ}\text{C} \text{ (industrial)}$ $-40^{\circ}\text{C} \leq \text{Ta} \leq +125^{\circ}\text{C (extended)}$

Operating voltage VDD range as described in DC spec Section 11.1 and

Section 11.2.

Param No.	Characteristic	Sym	Min	Typ †	Max	Units	Conditions
	Input Low Voltage			-			
	I/O ports	VIL					
D030	with TTL buffer		Vss	-	0.15Vpd	V	For entire VDD range
D030A			Vss	-	0.8V	V	4.5 ≤ VDD ≤ 5.5V
D031	with Schmitt Trigger buffer		Vss	-	0.2VDD	V	
D032	MCLR, OSC1		Vss	-	0.2VDD	V	
	(in RC mode)						
D033	OSC1 (in XT, HS and LP)		Vss	-	0.3VDD	V	Note1
	Input High Voltage						
	I/O ports	VIH		-			
D040	with TTL buffer		2.0	-	Vdd	V	4.5 ≤ VDD ≤ 5.5V
D040A			0.25VDD	-	Vdd	V	For entire VDD range
			+ 0.8V				
D041	with Schmitt Trigger buffer		0.8VDD	-	Vdd	V	For entire VDD range
D042	MCLR, RB0/INT		0.8VDD	-	Vdd	V	
D042A	OSC1 (XT, HS and LP)		0.7Vdd	-	Vdd	V	Note1
D043	OSC1 (in RC mode)		0.9Vdd	•	Vdd	V	
D070	PORTB weak pull-up current	IPURB	50	250	400	μΑ	VDD = 5V, VPIN = VSS
	Input Leakage Current (Notes 2, 3)						
D060	I/O ports	lı∟	-	-	±1	μΑ	Vss ≤ VPIN ≤ VDD, Pin at hi-
							impedance
D061	MCLR, RA4/T0CKI		-	-	±5	μΑ	Vss ≤ VPIN ≤ VDD
D063	OSC1		-	-	±5	μΑ	Vss ≤ VPIN ≤ VDD, XT, HS and LP
							osc configuration

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C7X be driven with external clock in RC mode.
 - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
 - 3: Negative current is defined as current sourced by the pin.

11.5 <u>Timing Diagrams and Specifications</u>

FIGURE 11-2: EXTERNAL CLOCK TIMING




TABLE 11-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKIN Frequency	DC		4	MHz	XT osc mode
		(Note 1)	DC	_	4	MHz	HS osc mode (-04)
			DC	_	10	MHz	HS osc mode (-10)
			DC	_	20	MHz	HS osc mode (-20)
			DC	_	200	kHz	LP osc mode
		Oscillator Frequency	DC	_	4	MHz	RC osc mode
		(Note 1)	0.1	_	4	MHz	XT osc mode
			4	_	20	MHz	HS osc mode
			5	_	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250	_	-	ns	XT osc mode
		(Note 1)	250	_	_	ns	HS osc mode (-04)
			100	_	_	ns	HS osc mode (-10)
			50	_	_	ns	HS osc mode (-20)
			5	_	_	μs	LP osc mode
		Oscillator Period	250	_	–	ns	RC osc mode
		(Note 1)	250	_	10,000	ns	XT osc mode
			250	_	250	ns	HS osc mode (-04)
			100	_	250	ns	HS osc mode (-10)
			50	_	250	ns	HS osc mode (-20)
			5		_	μs	LP osc mode
2	TCY	Instruction Cycle Time (Note 1)	200		DC	ns	Tcy = 4/Fosc
3	TosL,	External Clock in (OSC1) High	50	_	_	ns	XT oscillator
	TosH	or Low Time	2.5	_	_	μs	LP oscillator
			10	_	_	ns	HS oscillator
4	TosR,	External Clock in (OSC1) Rise	_	_	25	ns	XT oscillator
	TosF	or Fall Time	_	_	50	ns	LP oscillator
		The state of the s	_	—	15	ns	HS oscillator

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin.

When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices. OSC2 is disconnected (has no loading) for the PIC16C710/711.

FIGURE 12-14: TYPICAL IDD vs. FREQUENCY (RC MODE @ 100 pF, 25°C)




FIGURE 12-15: MAXIMUM IDD vs. FREQUENCY (RC MODE @ 100 pF, -40°C TO 85°C)




FIGURE 12-16: TYPICAL IDD vs. FREQUENCY (RC MODE @ 300 pF, 25°C)




FIGURE 12-17: MAXIMUM IDD vs. FREQUENCY (RC MODE @ 300 pF, -40°C TO 85°C)




FIGURE 12-18: TYPICAL IDD vs.

CAPACITANCE @ 500 kHz

(RC MODE)




TABLE 12-1: RC OSCILLATOR FREQUENCIES

Cext	Rext	Average			
Cext	Rext	Fosc @ 5V,	25°C		
22 pF	5k	4.12 MHz	± 1.4%		
	10k	2.35 MHz	± 1.4%		
	100k	268 kHz	± 1.1%		
100 pF	3.3k	1.80 MHz	± 1.0%		
	5k	1.27 MHz	± 1.0%		
	10k	688 kHz	± 1.2%		
	100k	77.2 kHz	± 1.0%		
300 pF	3.3k	707 kHz	± 1.4%		
	5k	501 kHz	± 1.2%		
	10k	269 kHz	± 1.6%		
	100k	28.3 kHz	± 1.1%		

The percentage variation indicated here is part to part variation due to normal process distribution. The variation indicated is ± 3 standard deviation from average value for VDD = 5V.

FIGURE 12-19: TRANSCONDUCTANCE(gm)
OF HS OSCILLATOR vs. VDD




FIGURE 12-20: TRANSCONDUCTANCE(gm)
OF LP OSCILLATOR vs. VDD




FIGURE 12-21: TRANSCONDUCTANCE(gm)
OF XT OSCILLATOR vs. VDD




FIGURE 12-25: TYPICAL IDD vs. FREQUENCY (LP MODE, 25°C)




FIGURE 12-26: MAXIMUM IDD vs. FREQUENCY (LP MODE, 85°C TO -40°C)




FIGURE 12-27: TYPICAL IDD vs. FREQUENCY (XT MODE, 25°C)





FIGURE 12-28: MAXIMUM IDD vs. FREQUENCY (XT MODE, -40°C TO 85°C)



CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)


TABLE 13-1:

Applicable Devices | 710 | 71 | 711 | 715

osc		PIC16C715-04	<	PIC16C715-10		PIC16C715-20		PIC16LC715-04		PIC16C715/JW
	VDD:	4.0V to 5.5V	VDD:	4.5V to 5.5V	VDD:	4.5V to 5.5V	VDD:	2.5V to 5.5V	VDD:	4.0V to 5.5V
RC	IDD:	5 mA max. at 5.5V	IDD:	2.7 mA typ. at 5.5)	IDD:	2.7 mA typ. at 5.5V	IDD:	2.0 mA typ. at 3.0V	IDD:	5 mA max. at 5.5V
NC	IPD:	21 μA max. at 4V	IPD:	1.5 μA typ. at 4V	IPD:	1.5 μA typ. at 4V	IPD:	0.9 μA typ. at 3V	IPD:	21 μA max. at 4V
	Freq:	4 MHz max.	Freq:	4 MHz max.	Freq:	4 MHz max.	Freq:	4 MHz max.	Freq:	4 MHz max.
	VDD:	4.0V to 5.5V	VDD:	4.5V to 5.5V /	VDD:	4.5V to 5.5V	VDD:	2.5V to 5.5V	VDD:	4.0V to 5.5V
XT	IDD:	5 mA max. at 5.5V	IDD:	2.7 mA typ. at 5.5V	IDD:	2.7 mA typ. at 5.5V	IDD:	2.0 mA typ. at 3.0V	IDD:	5 mA max. at 5.5V
^'	IPD:	21 μA max. at 4V	IPD:	1.5 μA typ. at 4V	YPD:	1.5 µA typ ∕at 4V	IPD:	0.9 μA typ. at 3V	IPD:	21 μA max. at 4V
	Freq:	4 MHz max.	Freq:	4 MHz max.	Æreg.	4 MHz max.	Freq:	4 MHz max.	Freq:	4 MHz max.
	VDD:	4.5V to 5.5V	VDD:	4.5V to 5.5V	V&D:	4.51/ to 5/51/			VDD:	4.5V to 5.5V
HS	IDD:	13.5 mA typ. at 5.5V	IDD:	30 mA max. at 5.5V	IDD:	30 m/k max. at 5.5V	Do 20	ot use in HS mode	IDD:	30 mA max. at 5.5V
ПЗ	IPD:	1.5 μA typ. at 4.5V	IPD:	1.5 μA typ. at 4.5V	IPD:	1.5 μA typ. at 4.5V		or use in this mode	IPD:	1.5 μA typ. at 4.5V
	Freq:	4 MHz max.	Freq:	10 MHz max.	Freq:	20 MHz max.	/ >		Freq:	10 MHz max.
	VDD:	4.0V to 5.5V					YOD:	2:5V to 5.5V	VDD:	2.5V to 5.5V
LP	IDD:	52.5 μA typ. at 32 kHz, 4.0V	Do not	use in LP mode	Do no	t use in LP mode	IDD;/	√ 48 μA max. at 32 kHz, 3.0V	IDD:	48 μA max. at 32 kHz, 3.0V
LF	IPD:	0.9 μA typ. at 4.0V	וטוו טען	use iii Lr 11100e	טוו טם	u use iii LF III00e		∕5.0 μA max. at 3.0V	IPD:	5.0 μA max. at 3.0V
	Freq:	200 kHz max.					Freq:	/ 200 kHz max.	Freq:	200 kHz max.

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type







14.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES FOR PIC16C715

The graphs and tables provided in this section are for design guidance and are not tested or guaranteed.

In some graphs or tables the data presented are outside specified operating range (i.e., outside specified VDD range). This is for information only and devices are guaranteed to operate properly only within the specified range.

Note: The data presented in this section is a statistical summary of data collected on units from different lots over a period of time and matrix samples. 'Typical' represents the mean of the distribution at, 25° C, while 'max' or 'min' represents (mean +3 σ) and (mean -3 σ) respectively where σ is standard deviation.





Applicable Devices 710 71 711 715

15.3 DC Characteristics: PIC16C71-04 (Commercial, Industrial)

PIC16C71-20 (Commercial, Industrial) PIC16LC71-04 (Commercial, Industrial)

Standard Operating Conditions (unless otherwise stated)

OOperating temperature $0^{\circ}C$ $\leq TA \leq +70^{\circ}C$ (commercial)

DC CHARACTERISTICS $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C} \text{ (industrial)}$

Operating voltage $\ensuremath{\text{VDD}}$ range as described in DC spec Section 15.1

and Section 15.2.

Param	Characteristic	Sym	Min	Тур	Max	Units	Conditions
No.				†			
	Input Low Voltage						
	I/O ports	VIL					
D030	with TTL buffer		Vss	-	0.15V	V	For entire VDD range
D031	with Schmitt Trigger buffer		Vss	-	0.8V	V	4.5 ≤ VDD ≤ 5.5V
D032	MCLR, OSC1 (in RC mode)		Vss	-	0.2Vdd	V	
D033	OSC1 (in XT, HS and LP)		Vss	-	0.3Vdd	V	Note1
	Input High Voltage						
	I/O ports (Note 4)	VIH		-			
D040	with TTL buffer		2.0	-	Vdd	V	4.5 ≤ VDD ≤ 5.5V
D040A			0.25VDD + 0.8V	-	VDD		For entire VDD range
D041	with Schmitt Trigger buffer		0.85VDD	-	Vdd		For entire VDD range
D042	MCLR, RB0/INT		0.85VDD	-	Vdd	V	
D042A	OSC1 (XT, HS and LP)		0.7Vdd	-	Vdd	V	Note1
D043	OSC1 (in RC mode)		0.9VDD	-	Vdd	V	
D070	PORTB weak pull-up current	IPURB	50	250	†400	μΑ	VDD = 5V, VPIN = VSS
	Input Leakage Current (Notes 2, 3)						
D060	I/O ports	lı∟	-	-	±1	•	Vss ≤ VPIN ≤ VDD, Pin at hi- impedance
D061	MCLR, RA4/T0CKI		-	-	±5	μΑ	Vss ≤ Vpin ≤ Vdd
D063	OSC1		-	-	±5	μΑ	Vss ≤ VPIN ≤ VDD, XT, HS and LP osc configuration
	Output Low Voltage						-
D080	I/O ports	Vol	-	-	0.6	V	IOL = 8.5mA, VDD = 4.5V, -40°C to +85°C
D083	OSC2/CLKOUT (RC osc config)		-	-	0.6	V	IOL = 1.6mA, VDD = 4.5V, -40°C to +85°C
	Output High Voltage						
D090	I/O ports (Note 3)	Vон	VDD - 0.7	-	-	V	IOH = -3.0mA, VDD = 4.5V, -40°C to +85°C
D092	OSC2/CLKOUT (RC osc config)		VDD - 0.7	-	-	V	IOH = -1.3mA, VDD = 4.5V, -40°C to +85°C
D130*	Open-Drain High Voltage	Vod	-	-	14	V	RA4 pin

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- 3: Negative current is defined as current sourced by the pin.
- 4: PIC16C71 Rev. "Ax" INT pin has a TTL input buffer. PIC16C71 Rev. "Bx" INT pin has a Schmitt Trigger input buffer.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt trigger input. It is not recommended that the PIC16C71 be driven with external clock in RC mode.

FIGURE 15-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




TABLE 15-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	200	_	_	ns	VDD = 5V, -40°C to +85°C
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7*	18	33*	ms	$VDD = 5V$, $-40^{\circ}C$ to $+85^{\circ}C$
32	Tost	Oscillation Start-up Timer Period	_	1024 Tosc	_	_	Tosc = OSC1 period
33	Tpwrt	Power-up Timer Period	28*	72	132*	ms	VDD = 5V, -40°C to +85°C
34	Tıoz	I/O High Impedance from MCLR Low	_	_	100	ns	

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

APPENDIX C: WHAT'S NEW

 Consolidated all pin compatible 18-pin A/D based devices into one data sheet.

APPENDIX D: WHAT'S CHANGED

- Minor changes, spelling and grammatical changes.
- 2. Low voltage operation on the PIC16LC710/711/715 has been reduced from 3.0V to 2.5V.
- 3. Part numbers of the PIC16C70 and PIC16C71A have changed to PIC16C710 and PIC16C711, respectively.

NOTES:

ON-LINE SUPPORT

Microchip provides two methods of on-line support. These are the Microchip BBS and the Microchip World Wide Web (WWW) site.

Use Microchip's Bulletin Board Service (BBS) to get current information and help about Microchip products. Microchip provides the BBS communication channel for you to use in extending your technical staff with microcontroller and memory experts.

To provide you with the most responsive service possible, the Microchip systems team monitors the BBS, posts the latest component data and software tool updates, provides technical help and embedded systems insights, and discusses how Microchip products provide project solutions.

The web site, like the BBS, is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.futureone.com/pub/microchip

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- Design Tips
- · Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products

Connecting to the Microchip BBS

Connect worldwide to the Microchip BBS using either the Internet or the CompuServe® communications network.

Internet:

You can telnet or ftp to the Microchip BBS at the address: mchipbbs.microchip.com

CompuServe Communications Network:

When using the BBS via the Compuserve Network, in most cases, a local call is your only expense. The Microchip BBS connection does not use CompuServe membership services, therefore you do not need CompuServe membership to join Microchip's BBS. There is no charge for connecting to the Microchip BBS.

The procedure to connect will vary slightly from country to country. Please check with your local CompuServe agent for details if you have a problem. CompuServe service allow multiple users various baud rates depending on the local point of access.

The following connect procedure applies in most locations.

- Set your modem to 8-bit, No parity, and One stop (8N1). This is not the normal CompuServe setting which is 7E1.
- 2. Dial your local CompuServe access number.
- Depress the **<Enter>** key and a garbage string will appear because CompuServe is expecting a 7E1 setting.
- Type +, depress the <Enter> key and "Host Name:" will appear.
- Type MCHIPBBS, depress the **<Enter>** key and you will be connected to the Microchip BBS.

In the United States, to find the CompuServe phone number closest to you, set your modem to 7E1 and dial (800) 848-4480 for 300-2400 baud or (800) 331-7166 for 9600-14400 baud connection. After the system responds with "Host Name:", type NETWORK, depress the **<Enter>** key and follow CompuServe's directions.

For voice information (or calling from overseas), you may call (614) 723-1550 for your local CompuServe number.

Microchip regularly uses the Microchip BBS to distribute technical information, application notes, source code, errata sheets, bug reports, and interim patches for Microchip systems software products. For each SIG, a moderator monitors, scans, and approves or disapproves files submitted to the SIG. No executable files are accepted from the user community in general to limit the spread of computer viruses.

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and 1-602-786-7302 for the rest of the world.

970301

Trademarks: The Microchip name, logo, PIC, PICSTART, PICMASTER and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. *Flex*ROM, MPLAB and *fuzzy*LAB, are trademarks and SQTP is a service mark of Microchip in the U.S.A.

fuzzyTECH is a registered trademark of Inform Software Corporation. IBM, IBM PC-AT are registered trademarks of International Business Machines Corp. Pentium is a trademark of Intel Corporation. Windows is a trademark and MS-DOS, Microsoft Windows are registered trademarks of Microsoft Corporation. CompuServe is a registered trademark of CompuServe Incorporated.

All other trademarks mentioned herein are the property of their respective companies.