



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, PWM, WDT
Number of I/O	13
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	68 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 6V
Data Converters	A/D 4x8b
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	18-DIP (0.300", 7.62mm)
Supplier Device Package	18-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc711-04-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

1.0	General Description	
2.0	PIC16C71X Device Varieties	5
3.0	Architectural Overview	
4.0	Memory Organization	. 11
5.0	I/O Ports	. 25
6.0	Timer0 Module	. 31
7.0	Analog-to-Digital Converter (A/D) Module	. 37
8.0	Special Features of the CPU	. 47
9.0	Instruction Set Summary	. 69
10.0	Development Support	. 85
11.0	Electrical Characteristics for PIC16C710 and PIC16C711	
12.0	DC and AC Characteristics Graphs and Tables for PIC16C710 and PIC16C711	101
13.0	Electrical Characteristics for PIC16C715	
14.0	DC and AC Characteristics Graphs and Tables for PIC16C715	
15.0	Electrical Characteristics for PIC16C71	135
16.0	DC and AC Characteristics Graphs and Tables for PIC16C71	147
17.0	Packaging Information	155
Appen	dix A:	161
	dix B: Compatibility	
Appen	dix C: What's New	162
	dix D: What's Changed	
	-	
PIC16	C71X Product Identification System	173
	·	

To Our Valued Customers

We constantly strive to improve the quality of all our products and documentation. We have spent an exceptional amount of time to ensure that these documents are correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please use the reader response form in the back of this data sheet to inform us. We appreciate your assistance in making this a better document.

Pin Name	DIP Pin#	SSOP Pin# ⁽⁴⁾	SOIC Pin#	l/O/P Type	Buffer Type	Description
OSC1/CLKIN	16	18	16	I	ST/CMOS ⁽³⁾	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	15	17	15	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/Vpp	4	4	4	I/P	ST	Master clear (reset) input or programming voltage input. This pin is an active low reset to the device.
						PORTA is a bi-directional I/O port.
RA0/AN0	17	19	17	I/O	TTL	RA0 can also be analog input0
RA1/AN1	18	20	18	I/O	TTL	RA1 can also be analog input1
RA2/AN2	1	1	1	I/O	TTL	RA2 can also be analog input2
RA3/AN3/VREF	2	2	2	I/O	TTL	RA3 can also be analog input3 or analog reference voltage
RA4/T0CKI	3	3	3	I/O	ST	RA4 can also be the clock input to the Timer0 module. Output is open drain type.
						PORTB is a bi-directional I/O port. PORTB can be software pro- grammed for internal weak pull-up on all inputs.
RB0/INT	6	7	6	I/O	TTL/ST ⁽¹⁾	RB0 can also be the external interrupt pin.
RB1	7	8	7	I/O	TTL	
RB2	8	9	8	I/O	TTL	
RB3	9	10	9	I/O	TTL	
RB4	10	11	10	I/O	TTL	Interrupt on change pin.
RB5	11	12	11	I/O	TTL	Interrupt on change pin.
RB6	12	13	12	I/O	TTL/ST ⁽²⁾	Interrupt on change pin. Serial programming clock.
RB7	13	14	13	I/O	TTL/ST ⁽²⁾	Interrupt on change pin. Serial programming data.
Vss	5	4, 6	5	Р	—	Ground reference for logic and I/O pins.
Vdd	14	15, 16	14	Р	—	Positive supply for logic and I/O pins.
Legend: I = inp		O = outp — = Not			/O = input/out TTL = TTL inp	I I

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in serial programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.
4: The PIC16C71 is not available in SSOP package.




FIGURE 8-12: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2




FIGURE 8-13: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)




FIGURE 8-17: INTERRUPT LOGIC, PIC16C710, 71, 711





FIGURE 8-18: INTERRUPT LOGIC, PIC16C715



8.5.1 INT INTERRUPT

External interrupt on RB0/INT pin is edge triggered: either rising if bit INTEDG (OPTION<6>) is set, or falling, if the INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, flag bit INTF (INTCON<1>) is set. This interrupt can be disabled by clearing enable bit INTE (INTCON<4>). Flag bit INTF must be cleared in software in the interrupt service routine before re-enabling this interrupt. The INT interrupt can wake-up the processor from SLEEP, if bit INTE was set prior to going into SLEEP. The status of global interrupt enable bit GIE decides whether or not the processor branches to the interrupt vector following wake-up. See Section 8.8 for details on SLEEP mode.

8.5.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set flag bit T0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit TOIE (INTCON<5>). (Section 6.0)

8.5.3 PORTB INTCON CHANGE

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<4>). (Section 5.2)

For the PIC16C71 Note: if a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the RBIF interrupt flag may not get set.

	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
OSC1 /					
CLKOUT ③	(4)			/	
INT pin		1	1 1 1 1		1 1 1 1 1 1 1 1
INTF flag (INTCON<1>)			Interrupt Latency (2)		
GIE bit (INTCON<7>)					
INSTRUCTION	FLOW		, , , , , , , , , , , , , , , , , , , ,		· · · · · · · · · · · · · · · · · · ·
PC	PC	PC+1	PC+1	X 0004h	X 0005h
Instruction (fetched	Inst (PC)	Inst (PC+1)	_	Inst (0004h)	Inst (0005h)
Instruction {	Inst (PC-1)	Inst (PC)	Dummy Cycle	Dummy Cycle	Inst (0004h)

FIGURE 8-19: INT PIN INTERRUPT TIMING

Note 1: INTF flag is sampled here (every Q1).

2: Interrupt latency = 3-4 Tcy where Tcy = instruction cycle time. Latency is the same whether Inst (PC) is a single cycle or a 2-cycle instruction.

3: CLKOUT is available only in RC oscillator mode. 4: For minimum width of INT pulse, refer to AC specs.

5: INTF is enabled to be set anytime during the Q4-Q1 cycles.

RLF	Rotate Left f through Carry	RRF	Rotate Right f through Carry
Syntax:	[<i>label</i>] RLF f,d	Syntax:	[<i>label</i>] RRF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$	Operands:	0 ≤ f ≤ 127 d ∈ [0,1]
Operation:	See description below	Operation:	See description below
Status Affected:	С	Status Affected:	С
Encoding:	00 1101 dfff ffff	Encoding:	00 1100 dfff ffff
Description:	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is stored back in register 'f'.	Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.
Words:	1	Words:	1
Cycles:	1	Cycles:	1
Q Cycle Activity:	Q1 Q2 Q3 Q4	Q Cycle Activity:	Q1 Q2 Q3 Q4
	Decode Read Process Write to data dest		Decode Read register data Virite to dest
Example	RLF REG1,0	Example	RRF REG1,0
	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$		$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$

SLEEP

[label]	SLEEF)	
None			
	,	ller,	
TO, PD			
00	0000	0110	0011
cleared. T set. Watch caler are The proce mode with	ime-out s ndog Time cleared. essor is pu n the oscil	tatus bit, [*] er and its ut into SLI llator stop	TO is pres- EEP ped.
1			
1			
Q1	Q2	Q3	Q4
Decode	NOP	NOP	Go to Sleep
SLEEP			
	None $00h \rightarrow W$ $0 \rightarrow WD$ $1 \rightarrow TO,$ $0 \rightarrow PD$ TO, PD TO, PD 00 The power cleared. T set. Watch caler are The proce mode with See Section 1 1 Q1 Decode	None $00h \rightarrow WDT,$ $0 \rightarrow WDT \text{ prescal}$ $1 \rightarrow \overline{TO},$ $0 \rightarrow \overline{PD}$ $\overline{TO}, \overline{PD}$ $\boxed{00} 0000$ The power-down st cleared. Time-out s set. Watchdog Time caler are cleared. The processor is pr mode with the oscill See Section 8.8 for 1 1 Q1 $Q2\boxed{Decode} NOP$	None $00h \rightarrow WDT,$ $0 \rightarrow WDT prescaler,$ $1 \rightarrow TO,$ $0 \rightarrow PD$ TO, PD 00 0000 0110 The power-down status bit, F cleared. Time-out status bit, Set. Watchdog Timer and its caler are cleared. The processor is put into SLI mode with the oscillator stop See Section 8.8 for more det 1 1 Q1 Q2 Q3 Decode NOP NOP

SUBLW	Subtract	W from	Literal
Syntax:	[label]	SUBL	N k
Operands:	$0 \le k \le 25$	55	
Operation:	k - (W) \rightarrow	• (W)	
Status Affected:	C, DC, Z		
Encoding:	11	110x	kkkk kkkł
Description:	ment meth	od) from	ubtracted (2's complet the eight bit literal 'k I in the W register.
Words:	1		
Cycles:	1		
Q Cycle Activity:	Q1	Q2	Q3 Q4
	Decode	Read literal 'k	Process Write to data
Example 1:	SUBLW	0x02	
	Before In:	structior	ı
		W = C = Z =	1 ? ?
	After Inst	ruction	
		W = C = Z =	1 1; result is positive 0
Example 2:	Before In:	structior	n
		W = C = Z =	2 ? ?
	After Inst	ruction	
		W = C = Z =	0 1; result is zero 1
Example 3:	Before In	structior	ı
Example 0.		W =	3
Example 0.			
Example 0.		C = Z =	? ?
	After Inst	Z =	
	After Inst	Z =	
	After Inst	Z = ruction	?

SUBWF	Subtract	W from f		
Syntax:	[label]	SUBWF	f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$	7		
Operation:	(f) - (W) –	→ (dest)		
Status Affected:	C, DC, Z			
Encoding:	00	0010	dfff	ffff
Description:	Subtract (2 ister from r stored in th result is sto	egister 'f'. I e W regist	f 'd' is 0 the er. If 'd' is 1	result is the
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	Read	Process	Write to
		register 'f'	data	dest
Example 1:	SUBWF	reg1,1		
	Before Ins	struction		
	REG1	=	3	
	W C	=	2 ?	
	Z	=	?	
	After Instr	uction		
	REG1	=	1	
	W C	=	2 1; result is	positive
	Z	=	0	poolito
Example 2:	Before Ins	struction		
	REG1	=	2	
	W C	=	2 ?	
	Z	=	? ?	
	After Instr	uction		
	REG1	=	0	
	W	=	2	
	C Z	=	1; result is	zero
Example 3:	Eefore Ins	_	1	
	REG1	-	1	
	W	=	2	
	С	=	?	
	Z After Instr	=	?	
	REG1 W	=	0xFF 2	
	С	=	0; result is	negative
	Z	=	0	

SWAPF	Swap Ni	bbles in	f	
Syntax:	[label]	SWAPF	i,d	
Operands:	$0 \le f \le 12$ $d \in [0,1]$	27		
Operation:		\rightarrow (dest<) \rightarrow (dest<)		
Status Affected:	None			
Encoding:	00	1110	dfff	ffff
Description:	ter 'f' are e result is pl	r and lowe exchanged laced in W is placed i	. If 'd' is 0 register. I	the f 'd' is 1
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process data	Write to dest
Example	SWAPF	REG,	0	
	Before In	struction		
		REG1	= 0xA	45
	After Inst	ruction		
		REG1 W	= 0x4 = 0x5	

TRIS	Load TRIS Register
Syntax:	[<i>label</i>] TRIS f
Operands:	$5 \le f \le 7$
Operation:	(W) \rightarrow TRIS register f;
Status Affected:	None
Encoding:	00 0000 0110 0fff
Description:	The instruction is supported for code compatibility with the PIC16C5X prod- ucts. Since TRIS registers are read- able and writable, the user can directly address them.
Words:	1
Cycles:	1
Example	
	To maintain upward compatibility with future PIC16CXX products, do not use this instruction.

XORLW	Exclusi	ve OR Li	iteral wit	h W
Syntax:	[label]	XORL	V k	
Operands:	$0 \le k \le 2$	255		
Operation:	(W) .XO	$R.k \rightarrow (N)$	N)	
Status Affected:	Z			
Encoding:	11	1010	kkkk	kkkk
Description:	XOR'ed v	ents of the vith the ei t is placed	ght bit lite	ral 'k'.
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	Read literal 'k'	Process data	Write to W
Example:	XORLW	0xAF		
	Before I	nstructio	n	
		W =	0xB5	
	After Ins	After Instruction		
		W =	0x1A	

XORWF	Exclusiv	e OR W	with f	
Syntax:	[label]	XORWF	f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 12 \\ d \in \ [0,1] \end{array}$	27		
Operation:	(W) .XOF	$R.\left(f\right)\to($	dest)	
Status Affected:	Z			
Encoding:	00	0110	dfff	ffff
Description:	Exclusive register wi result is st is 1 the res	th registe ored in th	r 'f'. If 'd' is e W regist	0 the er. If 'd'
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process data	Write to dest
Example	XORWF	REG	1	
	Before In	struction	1	
		REG W	0/1	AF B5
	After Inst	ruction		
		REG W	0/1	1A B5

11.5 Timing Diagrams and Specifications




FIGURE 11-2: EXTERNAL CLOCK TIMING

TABLE 11-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
	Fosc	External CLKIN Frequency	DC	_	4	MHz	XT osc mode
		(Note 1)	DC	—	4	MHz	HS osc mode (-04)
			DC	—	10	MHz	HS osc mode (-10)
			DC	—	20	MHz	HS osc mode (-20)
			DC	—	200	kHz	LP osc mode
		Oscillator Frequency	DC	_	4	MHz	RC osc mode
		(Note 1)	0.1	—	4	MHz	XT osc mode
			4 5	—	20 200	MHz kHz	HS osc mode LP osc mode
1	Tosc	External CLKIN Period	250	_	_	ns	XT osc mode
		(Note 1)	250	—	_	ns	HS osc mode (-04)
		100	—	_	ns	HS osc mode (-10)	
		50	—	_	ns	HS osc mode (-20)	
			5	—	_	μs	LP osc mode
		Oscillator Period	250		_	ns	RC osc mode
		(Note 1)	250	—	10,000	ns	XT osc mode
			250	—	250	ns	HS osc mode (-04)
			100 50	_	250 250	ns ns	HS osc mode (-10) HS osc mode (-20)
			5	_	_	μs	LP osc mode
2	Тсү	Instruction Cycle Time (Note 1)	200		DC	ns	Tcy = 4/Fosc
	TosL, External Clock in (OSC1) High	50	_		ns	XT oscillator	
	TosH	or Low Time	2.5	_	_	μs	LP oscillator
			10	_	_	ns	HS oscillator
4	TosR,	External Clock in (OSC1) Rise	_	_	25	ns	XT oscillator
	TosF	or Fall Time	_	—	50	ns	LP oscillator
			_		15	ns	HS oscillator

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices. OSC2 is disconnected (has no loading) for the PIC16C710/711.

Applicable Devices 710 71 711 715




FIGURE 12-15: MAXIMUM IDD vs. FREQUENCY (RC MODE @ 100 pF, -40°C TO 85°C)




FIGURE 12-14: TYPICAL IDD vs. FREQUENCY (RC MODE @ 100 pF, 25°C)

FIGURE 12-16: TYPICAL IDD vs. FREQUENCY (RC MODE @ 300 pF, 25°C)





FIGURE 12-17: MAXIMUM IDD vs. FREQUENCY (RC MODE @ 300 pF, -40°C TO 85°C)



Applicable Devices 710 71 711 715




FIGURE 12-23: TYPICAL XTAL STARTUP TIME vs. VDD (HS MODE, 25°C)




FIGURE 12-24: TYPICAL XTAL STARTUP TIME vs. VDD (XT MODE, 25°C)





TABLE 12-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATORS

		A B	a b
Osc Type	Crystal Freq	Cap. Range C1	Cap. Range C2
LP	32 kHz	33 pF	33 pF
	200 kHz	15 pF	15 pF
ХТ	200 kHz	47-68 pF	47-68 pF
	1 MHz	15 pF	15 pF
	4 MHz	15 pF	15 pF
HS	4 MHz	15 pF	15 pF
	8 MHz	15-33 pF	15-33 pF
	20 MHz	15-33 pF	15-33 pF
Crystals Used			
32 kHz	Epson C-00	± 20 PPM	
200 kHz	STD XTL 2	± 20 PPM	
1 MHz	ECS ECS-1	± 50 PPM	
4 MHz	ECS ECS-4	± 50 PPM	
8 MHz	EPSON CA	± 30 PPM	
20 MHz	EPSON CA	± 30 PPM	


14.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES FOR PIC16C715


The graphs and tables provided in this section are for design guidance and are not tested or guaranteed.

In some graphs or tables the data presented are outside specified operating range (i.e., outside specified VDD range). This is for information only and devices are guaranteed to operate properly only within the specified range.














FIGURE 14-12: TYPICAL IDD vs. FREQUENCY (RC MODE @ 22 pF, 25°C)







15.2 DC Characteristics: PIC16LC71-04 (Commercial, Industrial)

DC CHARACTERISTICSStandard Operating Conditions (unless otherwise stated) OOperating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ (commercial) $-40^{\circ}C \leq TA \leq +85^{\circ}C$ (industrial)							
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions
D001	Supply Voltage	Vdd	3.0	-	6.0	V	XT, RC, and LP osc configuration
D002*	RAM Data Retention Voltage (Note 1)	Vdr	-	1.5	-	V	
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details
D010	Supply Current (Note 2)	IDD	-	1.4	2.5	mA	XT, RC osc configuration Fosc = 4 MHz, VDD = 3.0V (Note 4)
D010A			-	15	32	μA	LP osc configuration Fosc = 32 kHz, VDD = 3.0V, WDT disabled
D020 D021 D021A	Power-down Current (Note 3)	IPD	-	5 0.6 0.6	20 9 12	μΑ μΑ μΑ	$VDD = 3.0V, WDT enabled, -40^{\circ}C to +85^{\circ}C$ $VDD = 3.0V, WDT disabled, 0^{\circ}C to +70^{\circ}C$ $VDD = 3.0V, WDT disabled, -40^{\circ}C to +85^{\circ}C$

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD

 $\overline{MCLR} = VDD$; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.

4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.









FIGURE 16-18: TRANSCONDUCTANCE (gm) OF XT OSCILLATOR vs. VDD








Data based on matrix samples. See first page of this section for details.

17.4 20-Lead Plastic Surface Mount (SSOP - 209 mil Body 5.30 mm) (SS)



	Package Group: Plastic SSOP						
		Millimeters			Inches		
Symbol	Min	Мах	Notes	Min	Max	Notes	
α	0°	8 °		0°	8°		
А	1.730	1.990		0.068	0.078		
A1	0.050	0.210		0.002	0.008		
В	0.250	0.380		0.010	0.015		
С	0.130	0.220		0.005	0.009		
D	7.070	7.330		0.278	0.289		
E	5.200	5.380		0.205	0.212		
е	0.650	0.650	Reference	0.026	0.026	Reference	
Н	7.650	7.900		0.301	0.311		
L	0.550	0.950		0.022	0.037		
Ν	20	20		20	20		
CP	-	0.102		-	0.004		

Note 1: Dimensions D1 and E1 do not include mold protrusion. Allowable mold protrusion is 0.25m/m (0.010") per side. D1 and E1 dimensions including mold mismatch.

- 2: Dimension "b" does not include Dambar protrusion, allowable Dambar protrusion shall be 0.08m/m (0.003")max.
- 3: This outline conforms to JEDEC MS-026.

APPENDIX A:

The following are the list of modifications over the PIC16C5X microcontroller family:

- Instruction word length is increased to 14-bits. This allows larger page sizes both in program memory (1K now as opposed to 512 before) and register file (68 bytes now versus 32 bytes before).
- 2. A PC high latch register (PCLATH) is added to handle program memory paging. Bits PA2, PA1, PA0 are removed from STATUS register.
- 3. Data memory paging is redefined slightly. STATUS register is modified.
- Four new instructions have been added: RETURN, RETFIE, ADDLW, and SUBLW.
 Two instructions TRIS and OPTION are being phased out although they are kept for compati-bility with PIC16C5X.
- 5. OPTION and TRIS registers are made addressable.
- 6. Interrupt capability is added. Interrupt vector is at 0004h.
- 7. Stack size is increased to 8 deep.
- 8. Reset vector is changed to 0000h.
- 9. Reset of all registers is revisited. Five different reset (and wake-up) types are recognized. Registers are reset differently.
- 10. Wake up from SLEEP through interrupt is added.
- 11. Two separate timers, Oscillator Start-up Timer (OST) and Power-up Timer (PWRT) are included for more reliable power-up. These timers are invoked selectively to avoid unnecessary delays on power-up and wake-up.
- 12. PORTB has weak pull-ups and interrupt on change feature.
- 13. T0CKI pin is also a port pin (RA4) now.
- 14. FSR is made a full eight bit register.
- "In-circuit serial programming" is made possible. The user can program PIC16CXX devices using only five pins: VDD, Vss, MCLR/VPP, RB6 (clock) and RB7 (data in/out).
- PCON status register is added with a Power-on Reset status bit (POR).
- 17. Code protection scheme is enhanced such that portions of the program memory can be protected, while the remainder is unprotected.
- Brown-out protection circuitry has been added. Controlled by configuration word bit BODEN. Brown-out reset ensures the device is placed in a reset condition if VDD dips below a fixed setpoint.

APPENDIX B: COMPATIBILITY

To convert code written for PIC16C5X to PIC16CXX, the user should take the following steps:

- 1. Remove any program memory page select operations (PA2, PA1, PA0 bits) for CALL, GOTO.
- 2. Revisit any computed jump operations (write to PC or add to PC, etc.) to make sure page bits are set properly under the new scheme.
- 3. Eliminate any data memory page switching. Redefine data variables to reallocate them.
- 4. Verify all writes to STATUS, OPTION, and FSR registers since these have changed.
- 5. Change reset vector to 0000h.

Figure 7-3:	ADCON1 Register, PIC16C710/71/711
0	(Address 88h),
	PIC16C715 (Address 9Fh)
Figure 7 4	
Figure 7-4:	A/D Block Diagram
Figure 7-5:	Analog Input Model 40
Figure 7-6:	A/D Transfer Function 45
Figure 7-7:	Flowchart of A/D Operation 45
Figure 8-1:	Configuration Word for PIC16C71 47
Figure 8-2:	Configuration Word, PIC16C710/711 48
Figure 8-3:	Configuration Word, PIC16C71548
Figure 8-4:	Crystal/Ceramic Resonator Operation
Figure 0-4.	
	(HS, XT or LP OSC Configuration)
Figure 8-5:	External Clock Input Operation
	(HS, XT or LP OSC Configuration)
Figure 8-6:	External Parallel Resonant Crystal
-	Oscillator Circuit51
Figure 8-7:	External Series Resonant Crystal
rigaro o r.	Oscillator Circuit
Figure 8-8:	RC Oscillator Mode
Figure 8-9:	Simplified Block Diagram of On-chip
	Reset Circuit52
Figure 8-10:	Brown-out Situations53
Figure 8-11:	Time-out Sequence on Power-up
0	(MCLR not Tied to VDD): Case 1
Figure 8-12:	Time-out Sequence on Power-up
rigule 0-12.	
	(MCLR Not Tied To VDD): Case 259
Figure 8-13:	Time-out Sequence on Power-up
	(MCLR Tied to VDD) 59
Figure 8-14:	External Power-on Reset Circuit
-	(for Slow VDD Power-up)60
Figure 8-15:	External Brown-out Protection Circuit 1 60
Figure 8-16:	External Brown-out Protection Circuit 2 60
Figure 8-17:	Interrupt Logic, PIC16C710, 71, 711
Figure 8-18:	Interrupt Logic, PIC16C71562
Figure 8-19:	INT Pin Interrupt Timing63
Figure 8-20:	Watchdog Timer Block Diagram65
Figure 8-21:	Summary of Watchdog Timer Registers 65
Figure 8-22:	Wake-up from Sleep Through Interrupt 67
Figure 8-23:	Typical In-Circuit Serial Programming
r igure e 20.	Connection
Figure 9-1:	General Format for Instructions
Figure 11-1:	Load Conditions94
Figure 11-2:	External Clock Timing95
Figure 11-3:	CLKOUT and I/O Timing
Figure 11-4:	Reset, Watchdog Timer, Oscillator
0.	Start-up Timer and Power-up Timer
	Timing
Figure 11 Fr	
Figure 11-5:	Brown-out Reset Timing
Figure 11-6:	Timer0 External Clock Timings
Figure 11-7:	A/D Conversion Timing 100
Figure 12-1:	Typical IPD vs. VDD
	(WDT Disabled, RC Mode) 101
Figure 12-2:	Maximum IPD vs. VDD
	(WDT Disabled, RC Mode) 101
Figure 12-3:	
Figure 12-5.	Typical IPD vs. VDD @ 25°C
	(WDT Enabled, RC Mode) 102
Figure 12-4:	Maximum IPD vs. VDD
	(WDT Enabled, RC Mode) 102
Figure 12-5:	Typical RC Oscillator Frequency
-	vs. VDD
Figure 12-6:	Typical RC Oscillator Frequency
	vs. VDD
Figure 12-7:	Typical RC Oscillator Frequency
	vs. VDD
Figure 12-8:	Typical IPD vs. VDD Brown-out Detect
	Enabled (RC Mode) 103

Figure 12-9:	Maximum IPD vs. VDD Brown-out Detect
Figure 10 10	Enabled (85°C to -40°C, RC Mode) 103
Figure 12-10:	Typical IPD vs. Timer1 Enabled (32 kHz, RC0/RC1 = 33 pF/33 pF,
	(32 kHz, KC0/RC1 = 33 pr/33 pr, RC Mode)
Figure 12-11:	Maximum IPD vs. Timer1 Enabled
ga.o	(32 kHz, RC0/RC1 = 33 pF/33 pF,)
	85°C to -40°C, RC Mode) 103
Figure 12-12:	Typical IDD vs. Frequency
	(RC Mode @ 22 pF, 25°C) 104
Figure 12-13:	Maximum IDD vs. Frequency
	(RC Mode @ 22 pF, -40°C to 85°C) 104
Figure 12-14:	Typical IDD vs. Frequency
Figure 12 15	(RC Mode @ 100 pF, 25°C) 105 Maximum IDD vs. Frequency
Figure 12-15:	(RC Mode @ 100 pF, -40°C to 85°C) 105
Figure 12-16:	Typical IDD vs. Frequency
· · g · · · · · · · · ·	(RC Mode @ 300 pF, 25°C) 106
Figure 12-17:	Maximum IDD vs. Frequency
-	(RC Mode @ 300 pF, -40°C to 85°C) 106
Figure 12-18:	Typical IDD vs. Capacitance
	@ 500 kHz (RC Mode) 107
Figure 12-19:	Transconductance(gm) of
Figure 40.00	HS Oscillator vs. VDD 107
Figure 12-20:	Transconductance(gm) of LP Oscillator vs. VDD
Figure 12-21:	Transconductance(gm) of
	XT Oscillator vs. VDD 107
Figure 12-22:	Typical XTAL Startup Time vs.
0	VDD (LP Mode, 25°C) 108
Figure 12-23:	Typical XTAL Startup Time vs.
	VDD (HS Mode, 25°C) 108
Figure 12-24:	Typical XTAL Startup Time vs.
E	VDD (XT Mode, 25°C) 108
Figure 12-25:	Typical IDD vs. Frequency (LP Mode, 25°C)
Figure 12-26:	Maximum IDD vs. Frequency
1 iguro 12 20.	(LP Mode, 85°C to -40°C) 109
Figure 12-27:	Typical IDD vs. Frequency
0	(XT Mode, 25°C) 109
Figure 12-28:	Maximum IDD vs. Frequency
	(XT Mode, -40°C to 85°C) 109
Figure 12-29:	Typical IDD vs. Frequency
F ilment 10 ,000	(HS Mode, 25°C) 110
Figure 12-30:	Maximum IDD vs. Frequency (HS Mode, -40°C to 85°C) 110
Figure 13-1:	Load Conditions
Figure 13-2:	External Clock Timing
Figure 13-3:	CLKOUT and I/O Timing 119
Figure 13-4:	Reset, Watchdog Timer, Oscillator
	Start-Up Timer, and Power-Up Timer
F : 10 F	Timing
Figure 13-5:	Brown-out Reset Timing
Figure 13-6: Figure 13-7:	Timer0 Clock Timings
Figure 14-1:	Typical IPD vs. VDD
. iguic 14-1.	(WDT Disabled, RC Mode)
Figure 14-2:	Maximum IPD vs. VDD
č	(WDT Disabled, RC Mode) 125
Figure 14-3:	Typical IPD vs. VDD @ 25°C
	(WDT Enabled, RC Mode) 126
Figure 14-4:	Maximum IPD vs. VDD
Figure 14 5	(WDT Enabled, RC Mode) 126
Figure 14-5:	Typical RC Oscillator Frequency vs. VDD
	v 00 120