



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, PWM, WDT
Number of I/O	13
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	68 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 6V
Data Converters	A/D 4x8b
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc711-04-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

**TABLE 3-1: PIC16C710/71/711/715 PINOUT DESCRIPTION** 

Pin Name	DIP Pin#	SSOP Pin# <sup>(4)</sup>	SOIC Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	16	18	16		ST/CMOS <sup>(3)</sup>	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	15	17	15	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/VPP	4	4	4	I/P	ST	Master clear (reset) input or programming voltage input. This pin is an active low reset to the device.
						PORTA is a bi-directional I/O port.
RA0/AN0	17	19	17	I/O	TTL	RA0 can also be analog input0
RA1/AN1	18	20	18	I/O	TTL	RA1 can also be analog input1
RA2/AN2	1	1	1	I/O	TTL	RA2 can also be analog input2
RA3/AN3/VREF	2	2	2	I/O	TTL	RA3 can also be analog input3 or analog reference voltage
RA4/T0CKI	3	3	3	I/O	ST	RA4 can also be the clock input to the Timer0 module. Output is open drain type.
						PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT	6	7	6	I/O	TTL/ST <sup>(1)</sup>	RB0 can also be the external interrupt pin.
RB1	7	8	7	I/O	TTL	The dan also be the external interrupt pin.
RB2	8	9	8	I/O	TTL	
RB3	9	10	9	I/O	TTL	
RB4	10	11	10	I/O	TTL	Interrupt on change pin.
RB5	11	12	11	I/O	TTL	Interrupt on change pin.
RB6	12	13	12	I/O	TTL/ST <sup>(2)</sup>	Interrupt on change pin. Serial programming clock.
RB7	13	14	13	I/O	TTL/ST <sup>(2)</sup>	Interrupt on change pin. Serial programming data.
Vss	5	4, 6	5	Р	_	Ground reference for logic and I/O pins.
VDD	14	15, 16	14	Р	_	Positive supply for logic and I/O pins.

Legend: I = input

O = output — = Not used I/O = input/output TTL = TTL input

P = power

ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in serial programming mode.

<sup>3:</sup> This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.4: The PIC16C71 is not available in SSOP package.

#### 4.0 MEMORY ORGANIZATION

#### 4.1 **Program Memory Organization**

The PIC16C71X family has a 13-bit program counter capable of addressing an 8K x 14 program memory space. The amount of program memory available to each device is listed below:

Device	Program Memory	Address Range
PIC16C710	512 x 14	0000h-01FFh
PIC16C71	1K x 14	0000h-03FFh
PIC16C711	1K x 14	0000h-03FFh
PIC16C715	2K x 14	0000h-07FFh

For those devices with less than 8K program memory, accessing a location above the physically implemented address will cause a wraparound.

The reset vector is at 0000h and the interrupt vector is at 0004h.

FIGURE 4-1: PIC16C710 PROGRAM MEMORY MAP AND STACK




FIGURE 4-2: PIC16C71/711 PROGRAM MEMORY MAP AND STACK




FIGURE 4-3: PIC16C715 PROGRAM MEMORY MAP AND STACK




TABLE 4-2: PIC16C715 SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR, PER	Value on all other resets (3)
Bank 0											
00h <sup>(1)</sup>	INDF	Addressing	this location	uses conten	ts of FSR to	address data	a memory (n	ot a physical	register)	0000 0000	0000 0000
01h	TMR0	Timer0 mod	dule's register	r						xxxx xxxx	uuuu uuuu
02h <sup>(1)</sup>	PCL	Program Co	ounter's (PC)	Least Signif	ficant Byte					0000 0000	0000 0000
03h <sup>(1)</sup>	STATUS	IRP <sup>(4)</sup>	RP1 <sup>(4)</sup>	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
04h <sup>(1)</sup>	FSR	Indirect data	a memory ad	dress pointe	er					xxxx xxxx	uuuu uuuu
05h	PORTA	_	_	_	PORTA Dat	a Latch whe	n written: PO	RTA pins wh	en read	x 0000	u 0000
06h	PORTB	PORTB Da	ta Latch whe	n written: PC	RTB pins wl	nen read				xxxx xxxx	uuuu uuuu
07h	_	Unimpleme	nted							_	_
08h	_	Unimpleme	nted							_	_
09h	_	Unimpleme	nted							_	_
0Ah <sup>(1,2)</sup>	PCLATH	_	_	_	Write Buffer	r for the uppe	er 5 bits of the	e Program C	ounter	0 0000	0 0000
0Bh <sup>(1)</sup>	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	_	ADIF	_	_	_	_	_	_	-0	-0
0Dh	_	Unimpleme	nted							_	_
0Eh	_	Unimpleme	nted							_	_
0Fh	_	Unimpleme	nted							_	_
10h	_	Unimpleme	nted							_	_
11h	_	Unimpleme	nted							_	_
12h	_	Unimpleme	nted							_	_
13h	_	Unimpleme	nted							_	_
14h	_	Unimpleme	nted							_	_
15h	_	Unimpleme	nted							_	_
16h	_	Unimpleme	nted							_	_
17h	_	Unimpleme	nted							_	_
18h	_	Unimpleme	nted							_	_
19h	_	Unimpleme	nted							_	_
1Ah	_	Unimpleme	nted							_	_
1Bh	_	Unimpleme	nted							_	_
1Ch	_	Unimpleme	nted							_	_
1Dh		Unimpleme	nted							_	_
1Eh	ADRES	A/D Result	Register							xxxx xxxx	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000 00-0	0000 00-0

Legend: x = unknown, u = unchanged, q = value depends on condition, -= unimplemented read as '0'. Shaded locations are unimplemented, read as '0'.

- Note 1: These registers can be addressed from either bank.
  - 2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.
  - 3: Other (non power-up) resets include external reset through  $\overline{\text{MCLR}}$  and Watchdog Timer Reset.
  - 4: The IRP and RP1 bits are reserved on the PIC16C715, always maintain these bits clear.

# 7.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

Applicable Devices 710 71 711 715

The analog-to-digital (A/D) converter module has four analog inputs.

The A/D allows conversion of an analog input signal to a corresponding 8-bit digital number (refer to Application Note AN546 for use of A/D Converter). The output of the sample and hold is the input into the converter, which generates the result via successive approximation. The analog reference voltage is software selectable to either the device's positive supply voltage (VDD) or the voltage level on the RA3/AN3/VREF pin.

The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The A/D module has three registers. These registers are:

- A/D Result Register (ADRES)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)

The ADCON0 register, shown in Figure 7-1 and Figure 7-2, controls the operation of the A/D module. The ADCON1 register, shown in Figure 7-3 configures the functions of the port pins. The port pins can be configured as analog inputs (RA3 can also be a voltage reference) or as digital I/O.

#### FIGURE 7-1: ADCONO REGISTER (ADDRESS 08h), PIC16C710/71/711

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R = Readable bit
ADCS1	ADCS0	(1)	CHS1	CHS0	GO/DONE	ADIF	ADON	
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset

bit 7-6: ADCS1:ADCS0: A/D Conversion Clock Select bits

00 = Fosc/2

01 = Fosc/8

10 = Fosc/32

11 = FRC (clock derived from an RC oscillation)

bit 5: Unimplemented: Read as '0'.

bit 4-3: CHS1:CHS0: Analog Channel Select bits

00 = channel 0, (RA0/AN0)

01 = channel 1, (RA1/AN1)

10 = channel 2, (RA2/AN2)

11 = channel 3, (RA3/AN3)

bit 2: GO/DONE: A/D Conversion Status bit

If ADON = 1:

1 = A/D conversion in progress (setting this bit starts the A/D conversion)

0 = A/D conversion not in progress (This bit is automatically cleared by hardware when the A/D conversion is complete)

bit 1: ADIF: A/D Conversion Complete Interrupt Flag bit

1 = conversion is complete (must be cleared in software)

0 = conversion is not complete

bit 0: ADON: A/D On bit

1 = A/D converter module is operating

0 = A/D converter module is shutoff and consumes no operating current

**Note 1:** Bit5 of ADCON0 is a General Purpose R/W bit for the PIC16C710/711 only. For the PIC16C71, this bit is unimplemented, read as '0'.

#### 8.3 Reset

#### Applicable Devices 710 71 711 715

The PIC16CXX differentiates between various kinds of reset:

- · Power-on Reset (POR)
- MCLR reset during normal operation
- MCLR reset during SLEEP
- · WDT Reset (normal operation)
- Brown-out Reset (BOR) (PIC16C710/711/715)
- Parity Error Reset (PIC16C715)

Some registers are not affected in any reset condition; their status is unknown on POR and unchanged in any other reset. Most other registers are reset to a "reset state" on Power-on Reset (POR), on the  $\overline{\text{MCLR}}$  and WDT Reset, on MCLR reset during SLEEP, and Brownout Reset (BOR). They are not affected by a WDT Wake-up, which is viewed as the resumption of normal operation. The TO and PD bits are set or cleared differently in different reset situations as indicated in Table 8-7, Table 8-8 and Table 8-9. These bits are used in software to determine the nature of the reset. See Table 8-10 and Table 8-11 for a full description of reset states of all registers.

A simplified block diagram of the on-chip reset circuit is shown in Figure 8-9.

The PIC16C710/711/715 have a MCLR noise filter in the MCLR reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive MCLR pin low.

SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT FIGURE 8-9:




TABLE 8-12: INITIALIZATION CONDITIONS FOR ALL REGISTERS, PIC16C710/71/711


Register	Power-on Reset, Brown-out Reset <sup>(5)</sup>	MCLR Resets WDT Reset	Wake-up via WDT or Interrupt
W	xxxx xxxx	uuuu uuuu	uuuu uuuu
INDF	N/A	N/A	N/A
TMR0	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCL	0000h	0000h	PC + 1 <sup>(2)</sup>
STATUS	0001 1xxx	000q quuu <sup>(3)</sup>	uuuq quuu(3)
FSR	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTA	x 0000	u 0000	u uuuu
PORTB	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCLATH	0 0000	0 0000	u uuuu
INTCON	0000 000x	0000 000u	uuuu uuuu(1)
ADRES	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADCON0	00-0 0000	00-0 0000	uu-u uuuu
OPTION	1111 1111	1111 1111	uuuu uuuu
TRISA	1 1111	1 1111	u uuuu
TRISB	1111 1111	1111 1111	uuuu uuuu
PCON <sup>(4)</sup>	0u	uu	uu
ADCON1	00	00	uu

Legend: u = unchanged, x = unknown, -= unimplemented bit, read as '0', <math>q = value depends on condition Note 1: One or more bits in INTCON will be affected (to cause wake-up).

- 3: See Table 8-10 for reset value for specific condition.
- 4: The PCON register is not implemented on the PIC16C71.
- 5: Brown-out reset is not implemented on the PIC16C71.


<sup>2:</sup> When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

FIGURE 8-14: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)




- Note 1: External Power-on Reset circuit is required only if VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
  - 2:  $R < 40 \text{ k}\Omega$  is recommended to make sure that voltage drop across R does not violate the device's electrical specification.
  - 3:  $R1 = 100\Omega$  to 1 k $\Omega$  will limit any current flowing into  $\overline{MCLR}$  from external capacitor C in the event of  $\overline{MCLR}$ /VPP pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

### FIGURE 8-15: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 1



- Note 1: This circuit will activate reset when VDD goes below (Vz + 0.7V) where Vz = Zener voltage.
  - 2: Internal brown-out detection on the PIC16C710/711/715 should be disabled when using this circuit.
  - Resistors should be adjusted for the characteristics of the transistor.

### FIGURE 8-16: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 2



Note 1: This brown-out circuit is less expensive, albeit less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$V_{DD} \bullet \frac{R1}{R1 + R2} = 0.7V$$

- 2: Internal brown-out detection on the PIC16C710/711/715 should be disabled when using this circuit.
- 3: Resistors should be adjusted for the characteristics of the transistor.

#### 8.6 <u>Context Saving During Interrupts</u>

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt i.e., W register and STATUS register. This will have to be implemented in software.

Example 8-1 stores and restores the STATUS and W registers. The user register, STATUS\_TEMP, must be defined in bank 0.

The example:

- a) Stores the W register.
- b) Stores the STATUS register in bank 0.
- c) Executes the ISR code.
- Restores the STATUS register (and bank select bit).
- e) Restores the W register.

#### **EXAMPLE 8-1: SAVING STATUS AND W REGISTERS IN RAM**

```
MOVWF
         W_TEMP
                          ;Copy W to TEMP register, could be bank one or zero
SWAPF
         STATUS, W
                          ;Swap status to be saved into W
MOVWF
         STATUS_TEMP
                          ; Save status to bank zero STATUS_TEMP register
:(ISR)
SWAPF
         STATUS_TEMP,W
                          ;Swap STATUS_TEMP register into W
                          ; (sets bank to original state)
MOVWF
         STATUS
                          ; Move W into STATUS register
SWAPF
         W_TEMP,F
                          ;Swap W_TEMP
         W_TEMP,W
                          ;Swap W_TEMP into W
SWAPF
```

#### 10.0 DEVELOPMENT SUPPORT

#### 10.1 <u>Development Tools</u>

The PICmicro<sup>™</sup> microcontrollers are supported with a full range of hardware and software development tools:

- PICMASTER/PICMASTER CE Real-Time In-Circuit Emulator
- ICEPIC Low-Cost PIC16C5X and PIC16CXXX In-Circuit Emulator
- PRO MATE® II Universal Programmer
- PICSTART<sup>®</sup> Plus Entry-Level Prototype Programmer
- PICDEM-1 Low-Cost Demonstration Board
- PICDEM-2 Low-Cost Demonstration Board
- PICDEM-3 Low-Cost Demonstration Board
- MPASM Assembler
- MPLAB™ SIM Software Simulator
- MPLAB-C (C Compiler)
- Fuzzy Logic Development System (fuzzyTECH<sup>®</sup>–MP)

# 10.2 PICMASTER: High Performance Universal In-Circuit Emulator with MPLAB IDE

The PICMASTER Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for all microcontrollers in the PIC12CXXX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX families. PICMASTER is supplied with the MPLAB™ Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment.

Interchangeable target probes allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the PICMASTER allows expansion to support all new Microchip microcontrollers.

The PICMASTER Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC compatible 386 (and higher) machine platform and Microsoft Windows® 3.x environment were chosen to best make these features available to you, the end user.

A CE compliant version of PICMASTER is available for European Union (EU) countries.

#### 10.3 <u>ICEPIC: Low-Cost PIC16CXXX</u> In-Circuit Emulator

ICEPIC is a low-cost in-circuit emulator solution for the Microchip PIC16C5X and PIC16CXXX families of 8-bit OTP microcontrollers.

ICEPIC is designed to operate on PC-compatible machines ranging from 286-AT<sup>®</sup> through Pentium™ based machines under Windows 3.x environment. ICEPIC features real time, non-intrusive emulation.

#### 10.4 PRO MATE II: Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode.

The PRO MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In standalone mode the PRO MATE II can read, verify or program PIC12CXXX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX devices. It can also set configuration and code-protect bits in this mode.

#### 10.5 <u>PICSTART Plus Entry Level</u> <u>Development System</u>

The PICSTART programmer is an easy-to-use, low-cost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. PICSTART Plus is not recommended for production programming.

PICSTART Plus supports all PIC12CXXX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX devices with up to 40 pins. Larger pin count devices such as the PIC16C923 and PIC16C924 may be supported with an adapter socket.

11.3 DC Characteristics: PIC16C710-04 (Commercial, Industrial, Extended)

PIC16C711-04 (Commercial, Industrial, Extended)
PIC16C710-10 (Commercial, Industrial, Extended)
PIC16C711-10 (Commercial, Industrial, Extended)
PIC16C710-20 (Commercial, Industrial, Extended)
PIC16C711-20 (Commercial, Industrial, Extended)
PIC16LC710-04 (Commercial, Industrial, Extended)

PIC16LC711-04 (Commercial, Industrial, Extended)

Standard Operating Conditions (unless otherwise stated)

Operating temperature 0°C  $\leq$  TA  $\leq$  +70°C (commercial) -40°C  $\leq$  TA  $\leq$  +85°C (industrial)

**DC CHARACTERISTICS**  $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C (industrial)}$   $-40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C (extended)}$ 

Operating voltage VDD range as described in DC spec Section 11.1 and

Section 11.2.

Param	Characteristic	Sym	Min	Тур	Max	Units	Conditions
No.				†			
	Input Low Voltage						
	I/O ports	VIL					
D030	with TTL buffer		Vss	-	0.15VDD	V	For entire VDD range
D030A			Vss	-	0.8V	V	4.5 ≤ VDD ≤ 5.5V
D031	with Schmitt Trigger buffer		Vss	-	0.2Vdd	V	
D032	MCLR, OSC1		Vss	-	0.2Vdd	V	
	(in RC mode)						
D033	OSC1 (in XT, HS and LP)		Vss	-	0.3VDD	V	Note1
	Input High Voltage						
	I/O ports	ViH		-			
D040	with TTL buffer		2.0	-	Vdd	V	4.5 ≤ VDD ≤ 5.5V
D040A			0.25VDD	-	Vdd	V	For entire VDD range
			+ 0.8V				
D041	with Schmitt Trigger buffer		0.8VDD	-	Vdd	V	For entire VDD range
D042	MCLR, RB0/INT		0.8VDD	-	Vdd	V	
D042A	OSC1 (XT, HS and LP)		0.7Vdd	-	Vdd	V	Note1
D043	OSC1 (in RC mode)		0.9Vdd	-	Vdd	V	
D070	PORTB weak pull-up current	IPURB	50	250	400	μΑ	VDD = 5V, VPIN = VSS
	Input Leakage Current (Notes 2, 3)						
D060	I/O ports	lı∟	-	-	±1	μΑ	Vss ≤ VPIN ≤ VDD, Pin at hi-
							impedance
D061	MCLR, RA4/T0CKI		-	-	±5	μΑ	Vss ≤ VPIN ≤ VDD
D063	OSC1		-	-	±5	μΑ	Vss ≤ VPIN ≤ VDD, XT, HS and LP
							osc configuration

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C7X be driven with external clock in RC mode.
  - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
  - 3: Negative current is defined as current sourced by the pin.

FIGURE 11-3: CLKOUT AND I/O TIMING




TABLE 11-3: CLKOUT AND I/O TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
10*	TosH2ckL	OSC1 <sup>↑</sup> to CLKOUT↓		_	15	30	ns	Note 1
11*	TosH2ckH	OSC1↑ to CLKOUT↑		_	15	30	ns	Note 1
12*	TckR	CLKOUT rise time		_	5	15	ns	Note 1
13*	TckF	CLKOUT fall time		_	5	15	ns	Note 1
14*	TckL2ioV	CLKOUT ↓ to Port out valid	t	_	_	0.5Tcy + 20	ns	Note 1
15*	TioV2ckH	Port in valid before CLKOL	<b>)</b> T ↑	0.25Tcy + 25	_	_	ns	Note 1
16*	TckH2iol	Port in hold after CLKOUT	$\uparrow$	0	_	_	ns	Note 1
17*	TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid		_	_	80 - 100	ns	
18*	TosH2ioI	OSC1 <sup>↑</sup> (Q2 cycle) to Port input invalid (I/O in ho	ld time)	TBD	_	_	ns	
19*	TioV2osH	Port input valid to OSC11 (	(I/O in setup time)	TBD	_	_	ns	
20*	TioR	Port output rise time	PIC16 <b>C</b> 710/711	_	10	25	ns	
			PIC16 <b>LC</b> 710/711	_	_	60	ns	
21*	TioF	Port output fall time	PIC16 <b>C</b> 710/711	_	10	25	ns	
			PIC16 <b>LC</b> 710/711	_	_	60	ns	
22††*	Tinp	INT pin high or low time	20	_	_	ns		
23††*	Trbp	RB7:RB4 change INT high	or low time	20	_	_	ns	

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

<sup>††</sup> These parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

TABLE 11-6: A/D CONVERTER CHARACTERISTICS:

PIC16C710/711-04 (COMMERCIAL, INDUSTRIAL, EXTENDED) PIC16C710/711-10 (COMMERCIAL, INDUSTRIAL, EXTENDED) PIC16C710/711-20 (COMMERCIAL, INDUSTRIAL, EXTENDED) PIC16LC710/711-04 (COMMERCIAL, INDUSTRIAL, EXTENDED)

Param No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
A01	NR	Resolution	_	_	8-bits	bit	VREF = VDD, VSS ≤ AIN ≤ VREF
A02	EABS	Absolute error	_	_	< ± 1	LSb	VREF = VDD, VSS ≤ AIN ≤ VREF
A03	EIL	Integral linearity error	_	_	< ± 1	LSb	VREF = VDD, VSS ≤ AIN ≤ VREF
A04	EDL	Differential linearity error	_	_	< ± 1	LSb	VREF = VDD, VSS ≤ AIN ≤ VREF
A05	EFS	Full scale error	_	_	< ± 1	LSb	VREF = VDD, VSS ≤ AIN ≤ VREF
A06	Eoff	Offset error	_	_	< ± 1	LSb	VREF = VDD, VSS ≤ AIN ≤ VREF
A10	_	Monotonicity	_	guaranteed		_	VSS ≤ VAIN ≤ VREF
A20	VREF	Reference voltage	2.5V	_	VDD + 0.3	V	
A25	VAIN	Analog input voltage	Vss - 0.3	_	VREF + 0.3	V	
A30	ZAIN	Recommended impedance of analog voltage source	_	_	10.0	kΩ	
A40	IAD	A/D conversion current (VDD)	_	180	_	μА	Average current consumption when A/D is on. (Note 1)
A50	IREF	VREF input current (Note 2)	10	_	1000	μА	During VAIN acquisition. Based on differential of VHOLD to VAIN. To charge CHOLD see Section 7.1.
			_	_	10	μΑ	During A/D Conversion cycle

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.

<sup>2:</sup> VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.

## 12.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES FOR PIC16C710 AND PIC16C711

The graphs and tables provided in this section are for design guidance and are not tested or guaranteed.

In some graphs or tables the data presented are outside specified operating range (i.e., outside specified VDD range). This is for information only and devices are guaranteed to operate properly only within the specified range.

**Note:** The data presented in this section is a statistical summary of data collected on units from different lots over a period of time and matrix samples. 'Typical' represents the mean of the distribution at,  $25^{\circ}$ C, while 'max' or 'min' represents (mean +3 $\sigma$ ) and (mean -3 $\sigma$ ) respectively where  $\sigma$  is standard deviation.

FIGURE 12-1: TYPICAL IPD vs. VDD (WDT DISABLED, RC MODE)




FIGURE 12-2: MAXIMUM IPD vs. VDD (WDT DISABLED, RC MODE)




FIGURE 13-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, AND POWER-UP TIMER TIMING




FIGURE 13-5: BROWN-OUT RESETTIMING




TABLE 13-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET REQUIREMENTS

Parameter	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
No.							
30	Zmc <sub>Z</sub>	MCLR Pulse Width (low)	2	_	_	μs	$VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	$VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$
32	Tost	Oscillation Start-up Timer Period	_	1024Tosc	_	_	Tosc = OSC1 period
33*	Tpwrt	Power up Timer Period	28	72	132	ms	$VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$
34	Tıoz	I/O Hi-impedance from MCLR Low or Watchdog Timer Reset	_	_	2.1	μs	
35	TBOR	Brown-out Reset pulse width	100	_	_	μs	VDD ≤ BVDD (D005)
36	TPER	Parity Error Reset	_	TBD	_	μs	

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 16-10: VIH, VIL OF MCLR, TOCKI AND OSC1 (IN RC MODE) VS. VDD




FIGURE 16-11: VTH (INPUT THRESHOLD VOLTAGE) OF OSC1 INPUT (IN XT, HS, AND LP MODES) VS. VDD




FIGURE 16-21: IOL VS. VOL, VDD = 3V






FIGURE 16-22: IOL VS. VOL, VDD = 5V



Data based on matrix samples. See first page of this section for details.

### 17.0 PACKAGING INFORMATION

### 17.1 18-Lead Ceramic CERDIP Dual In-line with Window (300 mil) (JW)



	Pa	ckage Group: (	Ceramic CERDIP	Dual In-Line (C	DP)	
		Millimeters			Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
Α	_	5.080		_	0.200	
A1	0.381	1.7780		0.015	0.070	
A2	3.810	4.699		0.150	0.185	
А3	3.810	4.445		0.150	0.175	
В	0.355	0.585		0.014	0.023	
B1	1.270	1.651	Typical	0.050	0.065	Typical
С	0.203	0.381	Typical	0.008	0.015	Typical
D	22.352	23.622		0.880	0.930	
D1	20.320	20.320	Reference	0.800	0.800	Reference
E	7.620	8.382		0.300	0.330	
E1	5.588	7.874		0.220	0.310	
e1	2.540	2.540	Reference	0.100	0.100	Reference
eA	7.366	8.128	Typical	0.290	0.320	Typical
eB	7.620	10.160		0.300	0.400	
L	3.175	3.810		0.125	0.150	
N	18	18		18	18	
S	0.508	1.397		0.020	0.055	
S1	0.381	1.270		0.015	0.050	

### **PIC16C71X**

1		TMR0 Overflow	61
I/O Ports		INTF bit	19
PORTA	25	IRP bit	17
PORTB	_	17	
Section		K	
		KeeLoq® Evaluation and Programming Tools	87
I/O Programming Considerations			
ICEPIC Low-Cost PIC16CXXX In-Circuit Emulator		L	
In-Circuit Serial Programming		Loading of PC	23
INDF Register14		LP	54
Indirect Addressing			
Instruction Cycle		M	
Instruction Flow/Pipelining		MCLR	52, 56
Instruction Format	69	Memory	
Instruction Set		Data Memory	12
ADDLW	71	Program Memory	
ADDWF	71	Register File Maps	
ANDLW	71	PIC16C71	10
ANDWF	71	PIC16C710	
BCF	72	PIC16C711	
BSF	72		
BTFSC		PIC16C715	
BTFSS		MP-DriveWay <sup>™</sup> - Application Code Generator	
CALL	_	MPEEN bit	
CLRF	_	MPLAB™ C	87
CLRW		MPLAB™ Integrated Development Environment	
		Software	86
CLRWDT		0	
COMF		O	
DECF	_	OPCODE	
DECFSZ	-	OPTION Register	18
GOTO		Orthogonal	7
INCF	76	OSC selection	47
INCFSZ	77	Oscillator	
IORLW	77	HS	49. 54
IORWF	78	LP	49 <sup>°</sup> 54
MOVF	78	RC	49
MOVLW	78	XT4	49.54
MOVWF	78	Oscillator Configurations	,
NOP	79	Oscillator Start-up Timer (OST)	
OPTION	79		00
RETFIE	79	P	
RETLW	80	Packaging	
RETURN	80	18-Lead CERDIP w/Window	155
RLF	81	18-Lead PDIP	
RRF	-	18-Lead SOIC	
SLEEP	00	20-Lead SSOP	
SUBLW	82	Paging, Program Memory	
SUBWF		PCL Register14, 15,	
SWAPF			
TRIS		PCLATH	
		PCLATH Register 14, 15, 7	-
XORLW		PCON Register	-
XORWF		PD bit 17, 5	,
Section		PER bit	
Summary Table		PIC16C71	
INT Interrupt		AC Characteristics	
INTCON Register		PICDEM-1 Low-Cost PIC16/17 Demo Board	86
INTE bit	19	PICDEM-2 Low-Cost PIC16CXX Demo Board	86
INTEDG bit	18, 63	PICDEM-3 Low-Cost PIC16CXXX Demo Board	86
Internal Sampling Switch (Rss) Impedence	40	PICMASTER® In-Circuit Emulator	85
Interrupts	47	PICSTART® Plus Entry Level Development System	85
A/D	61	PIE1 Register	
External	61	Pin Functions	
PORTB Change	61	MCLR/VPP	<u> </u>
PortB Change		OSC1/CLKIN	
RB7:RB4 Port Change		OSC2/CLKOUT	
Section		RAO/ANO	
TMR0		RA1/AN1	
	50	TM 11/1 W 1 1	

# **PIC16C71X**

Figure 7-3:	ADCON1 Register, PIC16C710/71/711 (Address 88h),	Figure 12-9:	Maximum IPD vs. VDD Brown-out Detection (85°C to -40°C, RC Mode)	
	PIC16C715 (Address 9Fh)38	Figure 12-10:	Typical IPD vs. Timer1 Enabled	
Figure 7-4:	A/D Block Diagram39	· ·	(32 kHz, RC0/RC1 = 33 pF/33 pF,	
Figure 7-5:	Analog Input Model40		RC Mode)	103
Figure 7-6:	A/D Transfer Function45	Figure 12-11:	Maximum IPD vs. Timer1 Enabled	
Figure 7-7:	Flowchart of A/D Operation45	ga. 0	(32 kHz, RC0/RC1 = 33 pF/33 pF,	
Figure 8-1:	Configuration Word for PIC16C7147		85°C to -40°C, RC Mode)	103
Figure 8-2:	Configuration Word, PIC16C710/711 48	Figure 12-12:	Typical IDD vs. Frequency	100
Figure 8-2:		Figure 12-12.		104
Figure 8-4:	Configuration Word, PIC16C715	Figure 40 40.	(RC Mode @ 22 pF, 25°C)	104
	Crystal/Ceramic Resonator Operation	Figure 12-13:	Maximum IDD vs. Frequency	404
F: 0.5	(HS, XT or LP OSC Configuration) 49	=	(RC Mode @ 22 pF, -40°C to 85°C)	104
Figure 8-5:	External Clock Input Operation	Figure 12-14:	Typical IDD vs. Frequency	
	(HS, XT or LP OSC Configuration) 49		(RC Mode @ 100 pF, 25°C)	105
Figure 8-6:	External Parallel Resonant Crystal	Figure 12-15:	Maximum IDD vs. Frequency	
	Oscillator Circuit51		(RC Mode @ 100 pF, -40°C to 85°C)	105
Figure 8-7:	External Series Resonant Crystal	Figure 12-16:	Typical IDD vs. Frequency	
	Oscillator Circuit51		(RC Mode @ 300 pF, 25°C)	106
Figure 8-8:	RC Oscillator Mode51	Figure 12-17:	Maximum IDD vs. Frequency	
Figure 8-9:	Simplified Block Diagram of On-chip	•	(RC Mode @ 300 pF, -40°C to 85°C)	106
J	Reset Circuit52	Figure 12-18:	Typical IDD vs. Capacitance	
Figure 8-10:	Brown-out Situations53	9	@ 500 kHz (RC Mode)	107
Figure 8-11:	Time-out Sequence on Power-up	Figure 12-19:	Transconductance(gm) of	
	(MCLR not Tied to VDD): Case 159	1 iguio 12 10.	HS Oscillator vs. VDD	107
Figure 8-12:	Time-out Sequence on Power-up	Figure 12-20:		101
•	·	Figure 12-20.	Transconductance(gm) of	107
	(MCLR Not Tied To VDD): Case 2	Figure 40 04.	LP Oscillator vs. VDD	107
Figure 8-13:	Time-out Sequence on Power-up	Figure 12-21:	Transconductance(gm) of	407
	(MCLR Tied to VDD)59	=:	XT Oscillator vs. VDD	107
Figure 8-14:	External Power-on Reset Circuit	Figure 12-22:	Typical XTAL Startup Time vs.	
	(for Slow VDD Power-up)60		VDD (LP Mode, 25°C)	108
Figure 8-15:	External Brown-out Protection Circuit 1 60	Figure 12-23:	Typical XTAL Startup Time vs.	
Figure 8-16:	External Brown-out Protection Circuit 2 60		VDD (HS Mode, 25°C)	108
Figure 8-17:	Interrupt Logic, PIC16C710, 71, 711 62	Figure 12-24:	Typical XTAL Startup Time vs.	
Figure 8-18:	Interrupt Logic, PIC16C71562		VDD (XT Mode, 25°C)	108
Figure 8-19:	INT Pin Interrupt Timing63	Figure 12-25:	Typical IDD vs. Frequency	
Figure 8-20:	Watchdog Timer Block Diagram65	J	(LP Mode, 25°C)	109
Figure 8-21:	Summary of Watchdog Timer Registers 65	Figure 12-26:	Maximum IDD vs. Frequency	
Figure 8-22:	Wake-up from Sleep Through Interrupt 67	9	(LP Mode, 85°C to -40°C)	109
Figure 8-23:	Typical In-Circuit Serial Programming	Figure 12-27:	Typical IDD vs. Frequency	
	Connection	1 iguio 12 27.	(XT Mode, 25°C)	100
Figure 9-1:	General Format for Instructions	Figure 12-28:	Maximum IDD vs. Frequency	100
Figure 11-1:		1 igule 12-20.	(XT Mode, -40°C to 85°C)	100
	Load Conditions	Figure 12 20.		109
Figure 11-2:	External Clock Timing	Figure 12-29:	Typical IDD vs. Frequency	440
Figure 11-3:	CLKOUT and I/O Timing96	=	(HS Mode, 25°C)	
Figure 11-4:	Reset, Watchdog Timer, Oscillator	Figure 12-30:	Maximum IDD vs. Frequency	
	Start-up Timer and Power-up Timer		(HS Mode, -40°C to 85°C)	
	Timing97	Figure 13-1:	Load Conditions	
Figure 11-5:	Brown-out Reset Timing97	Figure 13-2:	External Clock Timing	
Figure 11-6:	Timer0 External Clock Timings 98	Figure 13-3:	CLKOUT and I/O Timing	119
Figure 11-7:	A/D Conversion Timing 100	Figure 13-4:	Reset, Watchdog Timer, Oscillator	
Figure 12-1:	Typical IPD vs. VDD		Start-Up Timer, and Power-Up Timer	
	(WDT Disabled, RC Mode)101		Timing	120
Figure 12-2:	Maximum IPD vs. VDD	Figure 13-5:	Brown-out Reset Timing	
	(WDT Disabled, RC Mode)101	Figure 13-6:	Timer0 Clock Timings	
Figure 12-3:	Typical IPD vs. VDD @ 25°C	Figure 13-7:	A/D Conversion Timing	
	(WDT Enabled, RC Mode) 102	Figure 14-1:	Typical IPD vs. VDD	
Figure 12-4:	Maximum IPD vs. VDD	rigate 14 1.	(WDT Disabled, RC Mode)	125
i igui <del>e</del> 12-4.		Figure 14-2:		123
Figure 12-5:	(WDT Enabled, RC Mode)	rigule 14-2.	Maximum IPD vs. VDD	105
	Typical RC Oscillator Frequency	E' 44.0.	(WDT Disabled, RC Mode)	125
Eigure 10 C	vs. VDD	Figure 14-3:	Typical IPD vs. VDD @ 25°C	400
Figure 12-6:	Typical RC Oscillator Frequency		(WDT Enabled, RC Mode)	126
	vs. VDD	Figure 14-4:	Maximum IPD vs. VDD	
Figure 12-7:	Typical RC Oscillator Frequency		(WDT Enabled, RC Mode)	126
	vs. VDD102	Figure 14-5:	Typical RC Oscillator Frequency vs.	
Figure 12-8:	Typical IPD vs. VDD Brown-out Detect		VDD	126
	Fnabled (RC Mode) 103			

#### Note the following details of the code protection feature on PICmicro® MCUs.

- The PICmicro family meets the specifications contained in the Microchip Data Sheet.
- Microchip believes that its family of PICmicro microcontrollers is one of the most secure products of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the PICmicro microcontroller in a manner outside the operating specifications contained in the data sheet. The person doing so may be engaged in theft of intellectual property.
- · Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable".
- Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our product.

If you have any further questions about this matter, please contact the local sales office nearest to you.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, FilterLab, KEELOQ, microID, MPLAB, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, MXDEV, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELO© code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.