



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, PWM, WDT
Number of I/O	13
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	68 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 6V
Data Converters	A/D 4x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc711t-04i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Name	DIP Pin#	SSOP Pin# ⁽⁴⁾	SOIC Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	16	18	16	I	ST/CMOS ⁽³⁾	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	15	17	15	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/Vpp	4	4	4	I/P	ST	Master clear (reset) input or programming voltage input. This pin is an active low reset to the device.
						PORTA is a bi-directional I/O port.
RA0/AN0	17	19	17	I/O	TTL	RA0 can also be analog input0
RA1/AN1	18	20	18	I/O	TTL	RA1 can also be analog input1
RA2/AN2	1	1	1	I/O	TTL	RA2 can also be analog input2
RA3/AN3/VREF	2	2	2	I/O	TTL	RA3 can also be analog input3 or analog reference voltage
RA4/T0CKI	3	3	3	I/O	ST	RA4 can also be the clock input to the Timer0 module. Output is open drain type.
						PORTB is a bi-directional I/O port. PORTB can be software pro- grammed for internal weak pull-up on all inputs.
RB0/INT	6	7	6	I/O	TTL/ST ⁽¹⁾	RB0 can also be the external interrupt pin.
RB1	7	8	7	I/O	TTL	
RB2	8	9	8	I/O	TTL	
RB3	9	10	9	I/O	TTL	
RB4	10	11	10	I/O	TTL	Interrupt on change pin.
RB5	11	12	11	I/O	TTL	Interrupt on change pin.
RB6	12	13	12	I/O	TTL/ST(2)	Interrupt on change pin. Serial programming clock.
RB7	13	14	13	I/O	TTL/ST(2)	Interrupt on change pin. Serial programming data.
Vss	5	4, 6	5	Р	-	Ground reference for logic and I/O pins.
Vdd	14	15, 16	14	Р	-	Positive supply for logic and I/O pins.
Legend: I = inp	ut	O = outp	ut .	I	/O = input/out	put P = power
		— = Not	used	-	IIL = TTL inp	ut SI = Schmitt Trigger input

TABLE 3-1:	PIC16C710/71/711/715 PINOUT DESCRIPTION

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in serial programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.
4: The PIC16C71 is not available in SSOP package.

4.2.2.4 PIE1 REGISTER

Applicable Devices 710 71 711 715

This register contains the individual enable bits for the Peripheral interrupts.

FIGURE 4-10: PIE1 REGISTER (ADDRESS 8Ch)



Note: Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt.

TABLE 5-4:	SUMMARY OF REGISTERS	ASSOCIATED WITH PORTE
-		

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
06h, 106h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
86h, 186h	TRISB	PORTB	Data Directio	on Regist		1111 1111	1111 1111				
81h, 181h	OPTION	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

6.0 TIMER0 MODULE

Applicable Devices71071711715

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Readable and writable
- 8-bit software programmable prescaler
- Internal or external clock select
- · Interrupt on overflow from FFh to 00h
- Edge select for external clock

Figure 6-1 is a simplified block diagram of the Timer0 module.

Timer mode is selected by clearing bit TOCS (OPTION<5>). In timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles (Figure 6-2 and Figure 6-3). The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting bit TOCS (OPTION<5>). In counter mode, Timer0 will increment either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit TOSE (OPTION<4>). Clearing

FIGURE 6-1: TIMER0 BLOCK DIAGRAM

bit T0SE selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 6.2.

The prescaler is mutually exclusively shared between the Timer0 module and the Watchdog Timer. The prescaler assignment is controlled in software by control bit PSA (OPTION<3>). Clearing bit PSA will assign the prescaler to the Timer0 module. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4, ..., 1:256 are selectable. Section 6.3 details the operation of the prescaler.

6.1 <u>Timer0 Interrupt</u>

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This overflow sets bit T0IF (INTCON<2>). The interrupt can be masked by clearing bit T0IE (INTCON<5>). Bit T0IF must be cleared in software by the Timer0 module interrupt service routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from SLEEP since the timer is shut off during SLEEP. See Figure 6-4 for Timer0 interrupt timing.



FIGURE 6-2: TIMER0 TIMING: INTERNAL CLOCK/NO PRESCALE



8.3 <u>Reset</u>

Applicable Devices 710 71 711 715

The PIC16CXX differentiates between various kinds of reset:

- Power-on Reset (POR)
- MCLR reset during normal operation
- MCLR reset during SLEEP
- WDT Reset (normal operation)
- Brown-out Reset (BOR) (PIC16C710/711/715)
- Parity Error Reset (PIC16C715)

Some registers are not affected in any reset condition; their status is unknown on POR and unchanged in any other reset. Most other registers are reset to a "reset state" on Power-on Reset (POR), on the $\overline{\text{MCLR}}$ and

WDT Reset, on MCLR reset during SLEEP, and Brownout Reset (BOR). They are not affected by a WDT Wake-up, which is viewed as the resumption of normal operation. The TO and PD bits are set or cleared differently in different reset situations as indicated in Table 8-7, Table 8-8 and Table 8-9. These bits are used in software to determine the nature of the reset. See Table 8-10 and Table 8-11 for a full description of reset states of all registers.

A simplified block diagram of the on-chip reset circuit is shown in Figure 8-9.

The PIC16C710/711/715 have a $\overline{\text{MCLR}}$ noise filter in the $\overline{\text{MCLR}}$ reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive $\overline{\text{MCLR}}$ pin low.



FIGURE 8-9: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

Register	Power-on Reset, Brown-out Reset ⁽⁵⁾	MCLR Resets WDT Reset	Wake-up via WDT or Interrupt
W	XXXX XXXX	uuuu uuuu	นนนน นนนน
INDF	N/A	N/A	N/A
TMR0	xxxx xxxx	นนนน นนนน	นนนน นนนน
PCL	0000h	0000h	PC + 1 (2)
STATUS	0001 1xxx	000q quuu ⁽³⁾	uuuq quuu ⁽³⁾
FSR	xxxx xxxx	นนนน นนนน	นนนน นนนน
PORTA	x 0000	u 0000	u uuuu
PORTB	xxxx xxxx	<u>uuuu</u> uuuu	นนนน นนนน
PCLATH	0 0000	0 0000	u uuuu
INTCON	0000 000x	0000 000u	uuuu uuuu (1)
ADRES	XXXX XXXX	uuuu uuuu	นนนน นนนน
ADCON0	00-0 0000	00-0 0000	uu-u uuuu
OPTION	1111 1111	1111 1111	นนนน นนนน
TRISA	1 1111	1 1111	u uuuu
TRISB	1111 1111	1111 1111	นนนน นนนน
PCON ⁽⁴⁾	Ou		uu
ADCON1	00	00	uu

TABLE 8-12: INITIALIZATION CONDITIONS FOR ALL REGISTERS, PIC16C710/71/711

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition Note 1: One or more bits in INTCON will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

3: See Table 8-10 for reset value for specific condition.

4: The PCON register is not implemented on the PIC16C71.

5: Brown-out reset is not implemented on the PIC16C71.

FIGURE 8-17: INTERRUPT LOGIC, PIC16C710, 71, 711



FIGURE 8-18: INTERRUPT LOGIC, PIC16C715



8.8 Power-down Mode (SLEEP)

Power-down mode is entered by executing a $\ensuremath{\mathtt{SLEEP}}$ instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the \overline{PD} bit (STATUS<3>) is cleared, the \overline{TO} (STATUS<4>) bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before the SLEEP instruction was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD, or VSS, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D, disable external clocks. Pull all I/O pins, that are hi-impedance inputs, high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSS for lowest current consumption. The contribution from on-chip pull-ups on PORTB should be considered.

The $\overline{\text{MCLR}}$ pin must be at a logic high level (VIHMC).

8.8.1 WAKE-UP FROM SLEEP

The device can wake up from SLEEP through one of the following events:

- 1. External reset input on $\overline{\text{MCLR}}$ pin.
- 2. Watchdog Timer Wake-up (if WDT was enabled).
- 3. Interrupt from INT pin, RB port change, or some Peripheral Interrupts.

External $\overline{\text{MCLR}}$ Reset will cause a device reset. All other events are considered a continuation of program execution and cause a "wake-up". The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits in the STATUS register can be used to determine the cause of device reset. The $\overline{\text{PD}}$ bit, which is set on power-up, is cleared when SLEEP is invoked. The $\overline{\text{TO}}$ bit is cleared if a WDT time-out occurred (and caused wake-up).

The following peripheral interrupts can wake the device from SLEEP:

- 1. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 2. A/D conversion (when A/D clock source is RC).

Other peripherals cannot generate interrupts since during SLEEP, no on-chip Q clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction after the subset (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

8.8.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bits will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake up from sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the \overline{PD} bit. If the \overline{PD} bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

TABLE 9-2: PIC16CXX INSTRUCTION SET

Mnemonic, Operands		Description	Cycles		14-Bit	Opcode	Э	Status	Notes
				MSb			LSb	Affected	
BYTE-ORIE	NTED	FILE REGISTER OPERATIONS							
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
BIT-ORIENT	ED FIL	E REGISTER OPERATIONS						-	
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
LITERAL A	ND CO	NTROL OPERATIONS							
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into standby mode	1	00	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

PIC16C71X

BCF	Bit Clear	r f			BTFSC	Bit Test,	Skip if Cl	ear	
Syntax:	[<i>label</i>] B0	CF f,b			Syntax:	[<i>label</i>] B1	FSC f,b		
Operands:	$0 \le f \le 12$ $0 \le b \le 7$	27			Operands:	$0 \le f \le 12$ $0 \le b \le 7$	27		
Operation:	$0 \rightarrow (f < b)$	>)			Operation:	skip if (f<	b>) = 0		
Status Affected:	None				Status Affected:	None			
Encoding:	01	00bb	bfff	ffff	Encoding:	01	10bb	bfff	ffff
Description:	Bit 'b' in re	egister 'f' is	s cleared.		Description:	lf bit 'b' in	register 'f' is	s '1' then th	e next
Words:	1					instruction	is execute register 'f'	d. is '0' then t	he next
Cycles:	1					instruction	is discarde	ed, and a N	OP is
Q Cycle Activity:	Q1	Q2	Q3	Q4		executed i instruction	nstead, ma	king this a	2TCY
	Decode	Read register 'f'	Process data	Write register 'f'	Words: Cycles:	1 1(2)			
Example	BCF	FLAG_	REG, 7		Q Cycle Activity:	Q1	Q2	Q3	Q4
·	Before In	struction		,		Decode	Read register 'f'	Process data	NOP
	After Inst	ruction	=G = 0xC7		If Skip:	(2nd Cycle)			
		FLAG_RE	EG = 0x47			Q1	Q2	Q3	Q4
						NOP	NOP	NOP	NOP
					Example	HERE FALSE TRUE	BTFSC GOTO •	FLAG,1 PROCESS_	_CODE

-	
Before Instruction	
PC = address	HERE
After Instruction	
if $FLAG < 1 > = 0$,	

PC =	address	TRUE
if FLAG<	:1>=1,	
PC =	address	FALSE

BSF	Bit Set f								
Syntax:	[<i>label</i>] BS	SF f,b							
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$								
Operation:	$1 \rightarrow (f < b;$	>)							
Status Affected:	None								
Encoding:	01	01 01bb bfff ffff							
Description:	Bit 'b' in register 'f' is set.								
Words:	1								
Cycles:	1								
Q Cycle Activity:	Q1	Q2	Q3	Q4					
	Decode	Read register 'f'	Process data	Write register 'f'					
Example	BSF FLAG_REG, 7 Before Instruction FLAG_REG = 0x0A After Instruction								
				1 1					

BTFSS	Bit Test	f, Skip if S	Set		CALL	Call Sub	routine			
Syntax:	[<i>label</i>] BTFSS f,b				Syntax:	[<i>label</i>] CALL k				
Operands:	0 ≤ f ≤ 12 0 ≤ b < 7	27			Operands:	$0 \le k \le 2047$				
Operation:	skip if (f<	:b>) = 1			Operation.	$(PC)+1 \rightarrow TOS,$ $k \rightarrow PC<10:0>,$ $(PC) ATH (4:2) \rightarrow PC (42:11)$				
Status Affected:	None				Status Affastad	None	1<4.32) -	710012		
Encoding:	01	11bb	bfff	ffff	Status Allected:	None			1	
Description:	If bit 'b' in instructior If bit 'b' is discarded instead, m	register 'f' is is execute '1', then the and a NOF naking this a	s '0' then th d. e next instru P is execute a 2TCY inst	he next uction is ed truction.	Encoding: Description:	10 0kkk kkkk kkkk Call Subroutine. First, return address (PC+1) is pushed onto the stack. The eleven bit immediate address is loaded into PC bits <10:0>. The upper bits of				
Words:	1					the PC are	e loaded fi two cycle	om PCLA	TH.	
Cycles:	1(2)				Words	1				
Q Cycle Activity:	Q1	Q2	Q3	Q4	Cvcles:	2				
	Decode	Read register 'f'	Process data	NOP	Q Cycle Activity:	Q1	Q2	Q3	Q4	
If Skip:	(2nd Cyc	:le)			1st Cycle	Decode	Read literal 'k',	Process data	Write to PC	
	Q1	Q2	Q3	Q4			Push PC to Stack			
	NOP	NOP	NOP	NOP	2nd Cycle	NOP	NOP	NOP	NOP	
Example	HERE FALSE	BTFSC GOTO	FLAG,1 PROCESS	CODE	Example	HERE	CALL	THERE		
	TRUE	•				Before In After Inst	struction PC = A ruction	ddress HE	CRE	
	Before In	struction PC = a ruction if FLAG<1> PC = a if FLAG<1>	address H > = 0, address FT > = 1,	IERE			PC = A TOS = A	ddress TH ddress HH	IERE CRE+1	

RETLW	Return with Literal in W							
Syntax:	[label]	RETLW	k					
Operands:	$0 \le k \le 255$							
Operation:	$k \rightarrow (W);$ TOS $\rightarrow PC$							
Status Affected:	None							
Encoding:	11	01xx	kkkk	kkkk				
Description:	The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two cycle instruction.							
Words:	1							
Cycles:	2							
Q Cycle Activity:	Q1	Q2	Q3	Q4				
1st Cycle	Decode	Read literal 'k'	NOP	Write to W, Pop from the Stack				
2nd Cycle	NOP	NOP	NOP	NOP				
Example	CALL TABLE ;W contains table ;offset value • ;W now has table value •							
TABLE	ADDWF PC ;W = offset RETLW k1 ;Begin table RETLW k2 ; •							
	RETLW kn ; End of table							
	W = 0x07							
	After Instruction							
		VV =	value of k	8				

RETURN	Return from Subroutine									
Syntax:	[label] RETURN									
Operands:	None									
Operation:	$\text{TOS} \to \text{F}$	C								
Status Affected:	None									
Encoding:	00	0000	0000	1000						
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two cycle instruction.									
Words:	1									
Cycles:	2									
Q Cycle Activity:	Q1	Q2	Q3	Q4						
1st Cycle	Decode	NOP	NOP	Pop from the Stack						
2nd Cycle	NOP	NOP	NOP	NOP						
Example	RETURN After Inte	rrupt PC =	TOS							

PIC16C71X

SLEEP

Syntax:	[label]	SLEEP)						
Operands:	None								
Operation:	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow WDT \ prescaler, \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow \overline{PD} \end{array}$								
Status Affected:	TO, PD								
Encoding:	00	0000	0110	0011					
Description:	The power-down status bit, PD is cleared. Time-out status bit, TO is set. Watchdog Timer and its pres- caler are cleared. The processor is put into SLEEP mode with the oscillator stopped.								
Words:	1								
Cycles:	1								
Q Cycle Activity:	Q1	Q2	Q3	Q4					
	Decode NOP NOP (
Example:	SLEEP								

SUBLW	Subtract	W from	L	iteral					
Syntax:	[label]	SUBL	N	k					
Operands:	$0 \le k \le 25$	$0 \le k \le 255$							
Operation:	k - (W) \rightarrow	$k \text{ - } (W) \to (W)$							
Status Affected:	C, DC, Z								
Encoding:	11	110x		kkkk	kkkk				
Description:	The W reg ment meth The result	ister is su od) from is placed	ub th I ir	tracted (2's ne eight bit n the W reg	s comple- literal 'k'. jister.				
Words:	1								
Cycles:	1								
Q Cycle Activity:	Q1	Q2		Q3	Q4				
	Decode	Read literal 'k		Process data	Write to W				
Example 1:	SUBLW	0x02							
	Before In:	structior	۱						
		W = C = Z =		1 ? ?					
	After Inst	ruction							
		W = C = Z =		1 1; result is 0	positive				
Example 2:	Before In:	structior	۱						
		W = C = Z =		2 ? ?					
	After Inst	ruction							
		W = C = Z =		0 1; result is 1	s zero				
Example 3:	Before In:	structior	۱						
		W = C = Z =		3 ? ?					
	After Inst	ruction							
		W = C =		0xFF 0; result is	nega-				
		Z =		0					

MPASM has the following features to assist in developing software for specific use applications.

- Provides translation of Assembler source code to object code for all Microchip microcontrollers.
- Macro assembly capability.
- Produces all the files (Object, Listing, Symbol, and special) required for symbolic debug with Microchip's emulator systems.
- Supports Hex (default), Decimal and Octal source and listing formats.

MPASM provides a rich directive language to support programming of the PIC16/17. Directives are helpful in making the development of your assemble source code shorter and more maintainable.

10.11 Software Simulator (MPLAB-SIM)

The MPLAB-SIM Software Simulator allows code development in a PC host environment. It allows the user to simulate the PIC16/17 series microcontrollers on an instruction level. On any given instruction, the user may examine or modify any of the data areas or provide external stimulus to any of the pins. The input/ output radix can be set by the user and the execution can be performed in; single step, execute until break, or in a trace mode.

MPLAB-SIM fully supports symbolic debugging using MPLAB-C and MPASM. The Software Simulator offers the low cost flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

10.12 <u>C Compiler (MPLAB-C)</u>

The MPLAB-C Code Development System is a complete 'C' compiler and integrated development environment for Microchip's PIC16/17 family of micro-controllers. The compiler provides powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compiler provides symbol information that is compatible with the MPLAB IDE memory display.

10.13 <u>Fuzzy Logic Development System</u> (*fuzzy*TECH-MP)

*fuzzy*TECH-MP fuzzy logic development tool is available in two versions - a low cost introductory version, MP Explorer, for designers to gain a comprehensive working knowledge of fuzzy logic system design; and a full-featured version, *fuzzy*TECH-MP, edition for implementing more complex systems.

Both versions include Microchip's *fuzzy*LAB[™] demonstration board for hands-on experience with fuzzy logic systems implementation.

10.14 <u>MP-DriveWay™ – Application Code</u> <u>Generator</u>

MP-DriveWay is an easy-to-use Windows-based Application Code Generator. With MP-DriveWay you can visually configure all the peripherals in a PIC16/17 device and, with a click of the mouse, generate all the initialization and many functional code modules in C language. The output is fully compatible with Microchip's MPLAB-C C compiler. The code produced is highly modular and allows easy integration of your own code. MP-DriveWay is intelligent enough to maintain your code through subsequent code generation.

10.15 <u>SEEVAL[®] Evaluation and</u> <u>Programming System</u>

The SEEVAL SEEPROM Designer's Kit supports all Microchip 2-wire and 3-wire Serial EEPROMs. The kit includes everything necessary to read, write, erase or program special features of any Microchip SEEPROM product including Smart Serials[™] and secure serials. The Total Endurance[™] Disk is included to aid in tradeoff analysis and reliability calculations. The total kit can significantly reduce time-to-market and result in an optimized system.

10.16 <u>KEELOQ[®] Evaluation and</u> <u>Programming Tools</u>

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.

Applicable Devices71071711715

	Standard Operating Conditions (uplace otherwise stated)								
		Oporati	na tomno	ning		ulis (u	$T_{\rm A} < 170^{\circ}C$ (commercial)		
		Operati	ng tempe	latur	e UC	<u> </u>	$TA \leq +70 \text{ C}$ (commercial)		
DC CHAR	RACTERISTICS				-40		$TA \leq +85 C$ (industrial)		
		. .			-40	C _≤	$IA \leq +125 C$ (extended)		
		Operati	ng voltage	e VDI	D range	as des	cribed in DC spec Section 13.1		
		and Se	ction 13.2	•					
Param	Characteristic	Sym	Min	Тур	Max	Units	Conditions		
No.				†					
	Output High Voltage								
D090	I/O ports (Note 3)	Voн	VDD - 0.7	-	-	V	IOH = -3.0 mA. VDØ =\4.5V.		
			_				-40°C to +85°C		
			Vpp - 0 7		_	V	$10 = -25 \text{ m/s} \sqrt{108} + 15 \text{ V}$		
Boson			0.7			Ň	-10° C to $\pm 125^{\circ}$ C		
D000			V						
D092	OSC2/CLKOUT (RC osc coniig)		0.7	-	-	V	10H = -1.3 IIIA, VDD = 4.5V,		
							-40°C to +85°C		
D092A			VDD - 0.7] -	-		$IOP_{=} - 1.0 \text{ mA}, VDD_{=} 4.5V,$		
							-40°C to +(25°C		
	Capacitive Loading Specs on					\square			
	Output Pins					$ \setminus r$			
D100	OSC2 pin	Cosc ₂	-	-	15	Pr /	IPXT, HS and LP modes when		
					\wedge	' \	external clock is used to drive		
					$\langle \rangle$	$ \setminus $	0801		
D101	All I/O pips and OSC2 (in RC mode)	Cio			-50-	AF			
			· · ·	Ķ	-30-				

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C7X be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin:

Applicable Devices 710 71 711 715

FIGURE 13-7: A/D CONVERSION TIMING



TABLE 13-8: A/D CONVERSION REQUIREMENTS

Parameter	Sym	Characteristic	Min	Typt \	Max	Units	Conditions
No.							
130	TAD	A/D clock period	1.6	$\langle // / \rangle$	× _	μs	$VREF \ge 3.0V$
			2.0			μs	VREF full range
130	TAD	A/D Internal RC		$\land \lor$			ADCS1:ADCS0 = 11
		Oscillator source		$\langle \rangle$			(RC oscillator source)
		$\langle \rangle$	3.0	6.0	9.0	μs	PIC16LC715, VDD = 3.0V
		$ \land \land$	2.0	4.0	6.0	μs	PIC16C715
131	TCNV	Conversion time		9.5TAD	—	—	
		(not including S/H	\sim				
		time). Note [*] 1	12				
132	TACQ	Acquisition time	Note 2	20	_	μs	

* These parameters are characterized but not tested.

† Data in Type column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: ADRES register may be read on the following TCY cycle.

Applicable Devices 710 71 711 715

FIGURE 14-12: TYPICAL IDD vs. FREQUENCY (RC MODE @ 22 pF, 25°C)







PIC16C71X

Applicable Devices 710 71 711 715

15.0 ELECTRICAL CHARACTERISTICS FOR PIC16C71

Absolute Maximum Ratings †

Ambient temperature under bias	55 to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4)	-0.3V to (VDD + 0.3V)
Voltage on VDD with respect to VSS	-0.3 to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0 to +14V
Voltage on RA4 with respect to Vss	0 to +14V
Total power dissipation (Note 1)	800 mW
Maximum current out of Vss pin	150 mA
Maximum current into VDD pin	100 mA
Input clamp current, Iικ (VI < 0 or VI > VDD)	±20 mA
Output clamp current, Ioк (Vo < 0 or Vo > Voo)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	20 mA
Maximum current sunk by PORTA	80 mA
Maximum current sourced by PORTA	50 mA
Maximum current sunk by PORTB	150 mA
Maximum current sourced by PORTB	100 mA
Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - Σ IOH} + Σ	$\{(VDD-VOH) \times IOH\} + \sum (VOI \times IOL)$

Note 2: Voltage spikes below Vss at the \overline{MCLR} pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100 Ω should be used when applying a "low" level to the \overline{MCLR} pin rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 15-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc	PIC16C71-04	PIC16C71-20	PIC16LC71-04	JW Devices
RC	VDD: 4.0V to 6.0V IDD: 3.3 mA max. at 5.5V IPD: 14 μA max. at 4V Freq:4 MHz max.	VDD: 4.5V to 5.5V IDD: 1.8 mA typ. at 5.5V IPD: 1.0 μA typ. at 4V Freq: 4 MHz max.	VDD: 3.0V to 6.0V IDD: 1.4 mA typ. at 3.0V IPD: 0.6 μA typ. at 3V Freq: 4 MHz max.	VDD: 4.0V to 6.0V IDD: 3.3 mA max. at 5.5V IPD: 14 μA max. at 4V Freq:4 MHz max.
хт	VDD: 4.0V to 6.0V IDD: 3.3 mA max. at 5.5V IPD: 14 μA max. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 1.8 mA typ. at 5.5V IPD: 1.0 μA typ. at 4V Freq: 4 MHz max.	VDD: 3.0V to 6.0V IDD: 1.4 mA typ. at 3.0V IPD: 0.6 μA typ. at 3V Freq: 4 MHz max.	VDD: 4.0V to 6.0V IDD: 3.3 mA max. at 5.5V IPD: 14 μA max. at 4V Freq: 4 MHz max.
нѕ	VDD: 4.5V to 5.5V IDD: 13.5 mA typ. at 5.5V IPD: 1.0 μA typ. at 4.5V	VDD: 4.5V to 5.5V IDD: 30 mA max. at 5.5V IPD: 1.0 μA typ. at 4.5V	Not recommended for use in HS mode	VDD: 4.5V to 5.5V IDD: 30 mA max. at 5.5V IPD: 1.0 μA typ. at 4.5V
LP	VDD: 4.0V to 6.0V IDD: 15 μA typ. at 32 kHz, 4.0V IPD: 0.6 μA typ. at 4.0V Freq: 200 kHz max.	Not recommended for use in LP mode	VDD: 3.0V to 6.0V IDD: 32 μA max. at 32 kHz, 3.0V IPD: 9 μA max. at 3.0V Freq: 200 kHz max.	VDD: 3.0V to 6.0V IDD: 32 μA max. at 32 kHz, 3.0V IPD: 9 μA max. at 3.0V Freq: 200 kHz max.

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.

Applicable Devices 710 71 711 715

FIGURE 15-6: A/D CONVERSION TIMING



TABLE 15-7: A/D CONVERSION REQUIREMENTS

Param No.	Sym	Characteristic		Min	Тур†	Мах	Units	Conditions
130	TAD	A/D clock period	PIC16 C 71	2.0	_	_	μs	Tosc based, VREF ≥ 3.0V
			PIC16 LC 71	2.0	_		μs	TOSC based, VREF full range
			PIC16 C 71	2.0	4.0	6.0	μs	A/D RC Mode
			PIC16 LC 71	3.0	6.0	9.0	μs	A/D RC Mode
131	TCNV	Conversion time (not including S/H time)	(Note 1)	_	9.5	_	TAD	
132	TACQ	Acquisition time		Note 2	20		μs	
				5*	_	_	μs	The minimum time is the ampli- fier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 19.5 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).
134	TGO	Q4 to A/D clock start		_	Tosc/2§	_	_	If the A/D clock source is selected as RC, a time of Tcy is added before the A/D clock starts. This allows the SLEEP instruction to be executed.
135	Tswc	Switching from convert -	\rightarrow sample time	1.5§	—		TAD	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ These specifications ensured by design.

Note 1: ADRES register may be read on the following TCY cycle.

2: See Section 7.1 for min conditions.

NOTES: