

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	S12Z
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, I <sup>2</sup> C, SCI, SPI
Peripherals	DMA, POR, PWM, WDT
Number of I/O	28
Program Memory Size	192KB (192K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 40V
Data Converters	A/D 10x10b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/s912zvc19f0vlfr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	<b>S12</b>	Clock, Reset and Power Management Unit (S12CPMU_UHV_V7)	
8.1	Introduc	tion	215
	8.1.1	Features	216
	8.1.2	Modes of Operation	218
	8.1.3	S12CPMU UHV V7 Block Diagram	221
8.2	Signal <b>D</b>	Description	223
	8.2.1	RESET	223
	8.2.2	EXTAL and XTAL	223
	8.2.3	VSUP — Regulator Power Input Pin	223
	8.2.4	VDDA, VSSA — Regulator Reference Supply Pins	223
	8.2.5	VDDX, VSSX — Pad Supply Pins	
	8.2.6	VDDX has to be connected externally to VDDA.VDDC, VSSC — CANPHY Supply 224	Pin
	8.2.7	BCTL — Base Control Pin for external PNP	224
	8.2.8	BCTLC — Base Control Pin for external PNP for VDDC	
	8.2.9	VSS — Core Logic Ground Pin	224
	8.2.10		
	8.2.11	VDDF — Internal Regulator Output Supply (NVM Logic)	
	8.2.12		
		TEMPSENSE — Internal Temperature Sensor Output Voltage	
8.3	-	Map and Registers	
	8.3.1	Module Memory Map	
	8.3.2	Register Descriptions	
8.4		nal Description	
	8.4.1	Phase Locked Loop with Internal Filter (PLL)	
	8.4.2	Startup from Reset	
	8.4.3	Stop Mode using PLLCLK as source of the Bus Clock	
	8.4.4	Full Stop Mode using Oscillator Clock as source of the Bus Clock	
	8.4.5	External Oscillator	
0.5	8.4.6	System Clock Configurations	
8.5		Concert!	
	8.5.1	General	
	8.5.2 8.5.3	Description of Reset Operation Oscillator Clock Monitor Reset	
	8.5.5 8.5.4	PLL Clock Monitor Reset	
	8.5.5	Computer Operating Properly Watchdog (COP) Reset	
	8.5.6	Power-On Reset (POR)	
	8.5.7	Low-Voltage Reset (LVR)	
8.6	Interrup		
0.0	8.6.1	Description of Interrupt Operation	
8.7		ation/Application Information	
0.7	8.7.1	General Initialization Information	
	8.7.2	Application information for COP and API usage	
	8.7.3	Application Information for PLL and Oscillator Startup	
		II Provide Alexandree Provide Al	

MC9S12ZVC Family Reference Manual, Rev. 2.0

# Chapter 8

# 1.7.5 PE[1:0] — Port E I/O signals

PE[1:0] are general-purpose input or output signals. They can have a pull-up or pull-down device selected and enabled on per signal basis. Out of reset the pull down devices are enabled.

# 1.7.6 PJ[1:0] — Port J I/O signals

PJ[1:0] are general-purpose input or output signals. These signals can have a pull-up or pull-down device selected and enabled on per signal basis. Out of reset the pull-up devices are enabled.

# 1.7.7 PL[1:0] / KWL[1:0] — Port L input signals

PL[1:0] are the high voltage input signal. These signals can be configured on a per signal basis as interrupt inputs with wake-up capability (KWL[1:0]). These signals can alternatively be used as analog inputs measured by the ADC.

# 1.7.8 PP[7:0] / KWP[7:0] — Port P I/O signals

PP[7:0] are general-purpose input or output signals. The signals can be configured on per signal basis as interrupt inputs with wake-up capability (KWP[7:0]). They can have a pull-up or pull-down device selected and enabled on per signal basis. Out of reset the pull devices are disabled.

# 1.7.9 PS[7:0] / KWS[7:0] — Port S I/O signals

PS[7:0] are general-purpose input or output signals. The signals can be configured on per signal basis as interrupt inputs with wake-up capability (KWS[7:0]). They can have a pull-up or pull-down device selected and enabled on per signal basis. Out of reset the pull up devices are enabled.

# 1.7.10 PT[7:0] — Port T I/O signals

PT[7:0] are general-purpose input or output signals. These signals can have a pull-up or pull-down device selected and enabled on per signal basis. Out of reset the pull devices are disabled.

# 1.7.11 AN[15:0] — ADC input signals

AN[15:0] are the analog inputs of the Analog-to-Digital Converters.

## 1.7.12 ACMP Signals

# 1.7.12.1 ACMP0\_0 / ACMP0\_1— Analog Comparator 0 Inputs


ACMP0\_0 and ACMP0\_1 are the inputs of the analog comparator 0 ACMP0.

## 1.7.12.2 ACMP1\_0 / ACMP1\_1 — Analog Comparator 1 Inputs

ACMP1\_0 and ACMP1\_1 are the inputs of the analog comparator 1 ACMP1.

## 5.3.2.2 Interrupt Request Configuration Address Register (INT\_CFADDR)

Address: 0x000017





### Read: Anytime

Write: Anytime


Table 5-5. INT_CFADDR	Field Descriptions
-----------------------	--------------------

Field	Description
6–3 INT_CFADDR[6:3]	<b>Interrupt Request Configuration Data Register Select Bits</b> — These bits determine which of the 128 configuration data registers are accessible in the 8 register window at INT_CFDATA0–7. The hexadecimal value written to this register corresponds to the upper 4 bits of the vector number (multiply with 4 to get the vector address offset). If, for example, the value 0x70 is written to this register, the configuration data register block for the 8 interrupt vector requests starting with vector at address (vector base + (0x70*4 = 0x0001C0)) is selected and can be accessed as INT_CFDATA0–7.

## 5.3.2.3 Interrupt Request Configuration Data Registers (INT\_CFDATA0-7)

The eight register window visible at addresses INT\_CFDATA0-7 contains the configuration data for the block of eight interrupt requests (out of 128) selected by the interrupt configuration address register (INT\_CFADDR) in ascending order. INT\_CFDATA0 represents the interrupt configuration data register of the vector with the lowest address in this block, while INT\_CFDATA7 represents the interrupt configuration data register of the vector with the highest address, respectively.

Address: 0x000018



#### Figure 5-5. Interrupt Request Configuration Data Register 0 (INT\_CFDATA0)

<sup>1</sup> Please refer to the notes following the PRIOLVL[2:0] description below.

Chapter 8 S12 Clock, Reset and Power Management Unit (S12CPMU\_UHV\_V7)

### 8.3.2.13 S12CPMU\_UHV\_V7 COP Timer Arm/Reset Register (CPMUARMCOP)

This register is used to restart the COP time-out period.

Module Base + 0x000F




Figure 8-16. S12CPMU\_UHV\_V7 CPMUARMCOP Register

Read: Always reads \$00

Write: Anytime

When the COP is disabled (CR[2:0] = "000") writing to this register has no effect.

When the COP is enabled by setting CR[2:0] nonzero, the following applies:

Writing any value other than \$55 or \$AA causes a COP reset. To restart the COP time-out period write \$55 followed by a write of \$AA. These writes do not need to occur back-to-back, but the sequence (\$55, \$AA) must be completed prior to COP end of time-out period to avoid a COP reset. Sequences of \$55 writes are allowed. When the WCOP bit is set, \$55 and \$AA writes must be done in the last 25% of the selected time-out period; writing any value in the first 75% of the selected period will cause a COP reset.

## 8.3.2.14 High Temperature Control Register (CPMUHTCTL)

The CPMUHTCTL register configures the temperature sense features.




Figure 8-17. High Temperature Control Register (CPMUHTCTL)

Read: Anytime

Write: VSEL, HTE, HTIE and HTIF are write anytime, HTDS is read only

MC9S12ZVC Family Reference Manual, Rev. 2.0

Chapter 9 Analog-to-Digital Converter (ADC12B\_LBA\_V1)

Please see also the detailed conversion flow control bit mandatory requirements and execution information for bit RSTA and SEQA described in Section 9.5.3.2.5, "The four ADC conversion flow control bits.

### 9.8.8 Continuous Conversion

Applications that only need to continuously convert a list of channels, without the need for timing control or the ability to perform different sequences of conversions (grouped number of different channels to convert) can make use of the following simple setup:

- "Trigger Mode" configuration
- Single buffer CSL
- Depending on data transfer rate either use single or double buffer RVL configuration
- Define a list of conversion commands which only contains the "End Of List" command with automatic wrap to top of CSL

After finishing the configuration and enabling the ADC an initial Restart Event is sufficient to launch the continuous conversion until next device reset or low power mode.

In case a Low Power Mode is used:

If bit AUT\_RSTA is set before Low Power Mode is entered the conversion continues automatically as soon as a low power mode (Stop Mode or Wait Mode with bit SWAI set) is exited.




Figure 9-41. Conversion Flow Control Diagram — Continuous Conversion (with Stop Mode)

The comparator outputs BVLC and BVHC are forced to zero if the comparator is disabled (configuration bit BSUSE is cleared). If the software disables the comparator during a high or low Voltage condition (BVHC or BVLC active), then an additional interrupt is generated. To avoid this behavior the software must disable the interrupt generation before disabling the comparator.

The BATS interrupt vector is named in Table 10-6. Vector addresses and interrupt priorities are defined at MCU level.

The module internal interrupt sources are combined into one module interrupt signal.

#### Table 10-6. BATS Interrupt Sources

Module Interrupt Source	Module Internal Interrupt Source	Local Enable
BATS Interrupt (BATI)	BATS Voltage Low Condition Interrupt (BVLI)	BVLIE = 1
	BATS Voltage High Condition Interrupt (BVHI)	BVHIE = 1

## **10.4.2.1** BATS Voltage Low Condition Interrupt (BVLI)

To use the Voltage Low Interrupt the Level Sensing must be enabled (BSUSE =1).

If measured when

a)  $V_{LBI1}$  selected with BVLS[1:0] = 0x0

 $V_{\text{measure}} < V_{\text{LBI1} A}$  (falling edge) or  $V_{\text{measure}} < V_{\text{LBI1} D}$  (rising edge)

or when

b)  $V_{LBI2}$  selected with BVLS[1:0] = 0x1 at pin VSUP  $V_{measure} < V_{LBI2}$  A (falling edge) or  $V_{measure} < V_{LBI2}$  D (rising edge)

or when

c) V<sub>LBI3</sub> selected with BVLS[1:0] = 0x2 V<sub>measure</sub> < V<sub>LBI3\_A</sub> (falling edge) or V<sub>measure</sub> < V<sub>LBI3\_D</sub> (rising edge)

or when

d) V<sub>LBI4</sub> selected with BVLS[1:0] = 0x3
 V<sub>measure</sub> < V<sub>LBI4\_A</sub> (falling edge) or V<sub>measure</sub> < V<sub>LBI4\_D</sub> (rising edge)

then BVLC is set. BVLC status bit indicates that a low voltage at pin VSUP is present. The Low Voltage Interrupt flag (BVLIF) is set to 1 when the Voltage Low Condition (BVLC) changes state . The Interrupt flag BVLIF can only be cleared by writing a 1. If the interrupt is enabled by bit BVLIE the module requests an interrupt to MCU (BATI).

## **10.4.2.2** BATS Voltage High Condition Interrupt (BVHI)

To use the Voltage High Interrupt the Level Sensing must be enabled (BSUSE=1).

Chapter 11 Timer Module (TIM16B8CV3) Block Description

## **11.3.2.2** Timer Compare Force Register (CFORC)

Module Base + 0x0001

_	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0
W	FOC7	FOC6	FOC5	FOC4	FOC3	FOC2	FOC1	FOC0
Reset	0	0	0	0	0	0	0	0

Figure 11-7. Timer Compare Force Register (CFORC)

Read: Anytime but will always return 0x0000 (1 state is transient)

#### Write: Anytime

#### Table 11-3. CFORC Field Descriptions

Note: Writing to unavailable bits has no effect. Reading from unavailable bits return a zero.

Field	Description
7:0 FOC[7:0]	<b>Note:</b> Force Output Compare Action for Channel 7:0 — A write to this register with the corresponding data bit(s) set causes the action which is programmed for output compare "x" to occur immediately. The action taken is the same as if a successful comparison had just taken place with the TCx register except the interrupt flag does not get set. A channel 7 event, which can be a counter overflow when TTOV[7] is set or a successful output compare on channel 7, overrides any channel 6:0 compares. If forced output compare on any channel occurs at the same time as the successful output compare then forced output compare action will take precedence and interrupt flag won't get set.

## 11.3.2.3 Output Compare 7 Mask Register (OC7M)

Module Base + 0x0002




Figure	11-8.	Output	Compare	7	Mask	Register	(OC7M)
							(

Read: Anytime

Write: Anytime

#### Chapter 12 Timer Module (TIM16B4CV3) Block Description

OMx	OLx	Action
0	1	Toggle OCx output line
1	0	Clear OCx output line to zero
1	1	Set OCx output line to one

#### Table 12-7. Compare Result Output Action

## 12.3.2.7 Timer Control Register 3/Timer Control Register 4 (TCTL3 and TCTL4)

Module Base + 0x000A

	7	6	5	4	3	2	1	0
R W	RESERVED							
Reset	0	0	0	0	0	0	0	0

1

Figure 12-12. Timer Control Register 3 (TCTL3)

Module Base + 0x000B




Figure 12-13. Timer Control Register 4 (TCTL4)

Read: Anytime

Write: Anytime.

#### Table 12-8. TCTL3/TCTL4 Field Descriptions

Note: Writing to unavailable bits has no effect. Reading from unavailable bits return a zero.

	Field	Description
	3:0	Input Capture Edge Control — These four pairs of control bits configure the input capture edge detector circuits.
	EDGnB	
]	EDGnA	

#### Table 12-9. Edge Detector Circuit Configuration

EDGnB	CDGnB EDGnA Configuration	
0	0	Capture disabled
0	1	Capture on rising edges only
1	0	Capture on falling edges only
1	1	Capture on any edge (rising or falling)

## 13.3.2.10 PWM Channel Counter Registers (PWMCNTx)

Each channel has a dedicated 8-bit up/down counter which runs at the rate of the selected clock source. The counter can be read at any time without affecting the count or the operation of the PWM channel. In left aligned output mode, the counter counts from 0 to the value in the period register - 1. In center aligned output mode, the counter counts from 0 up to the value in the period register and then back down to 0.

Any value written to the counter causes the counter to reset to \$00, the counter direction to be set to up, the immediate load of both duty and period registers with values from the buffers, and the output to change according to the polarity bit. The counter is also cleared at the end of the effective period (see Section 13.4.2.5, "Left Aligned Outputs" and Section 13.4.2.6, "Center Aligned Outputs" for more details). When the channel is disabled (PWMEx = 0), the PWMCNTx register does not count. When a channel becomes enabled (PWMEx = 1), the associated PWM counter starts at the count in the PWMCNTx register. For more detailed information on the operation of the counters, see Section 13.4.2.4, "PWM Timer Counters".

In concatenated mode, writes to the 16-bit counter by using a 16-bit access or writes to either the low or high order byte of the counter will reset the 16-bit counter. Reads of the 16-bit counter must be made by 16-bit access to maintain data coherency.

### NOTE

Writing to the counter while the channel is enabled can cause an irregular PWM cycle to occur.

Module Base + 0x000C = PWMCNT0, 0x000D = PWMCNT1, 0x000E = PWMCNT2, 0x000F = PWMCNT3 Module Base + 0x0010 = PWMCNT4, 0x0011 = PWMCNT5, 0x0012 = PWMCNT6, 0x0013 = PWMCNT7

	7	6	5	4	3	2	1	0
R	Bit 7	6	5	4	3	2	1	Bit 0
W	0	0	0	0	0	0	0	0
Reset	0	0	0	0	0	0	0	0

#### Figure 13-12. PWM Channel Counter Registers (PWMCNTx)

<sup>1</sup> This register is available only when the corresponding channel exists and is reserved if that channel does not exist. Writes to a reserved register have no functional effect. Reads from a reserved register return zeroes.

### Read: Anytime

Write: Anytime (any value written causes PWM counter to be reset to \$00).

# 13.3.2.11 PWM Channel Period Registers (PWMPERx)


There is a dedicated period register for each channel. The value in this register determines the period of the associated PWM channel.

The period registers for each channel are double buffered so that if they change while the channel is enabled, the change will NOT take effect until one of the following occurs:

• The effective period ends

## 14.3.2.3 SCI Alternative Status Register 1 (SCIASR1)

Module Base + 0x0000



Read: Anytime, if AMAP = 1

Write: Anytime, if AMAP = 1

#### Table 14-5. SCIASR1 Field Descriptions

Field	Description
7 RXEDGIF	<ul> <li>Receive Input Active Edge Interrupt Flag — RXEDGIF is asserted, if an active edge (falling if RXPOL = 0, rising if RXPOL = 1) on the RXD input occurs. RXEDGIF bit is cleared by writing a "1" to it.</li> <li>0 No active receive on the receive input has occurred</li> <li>1 An active edge on the receive input has occurred</li> </ul>
2 BERRV	<b>Bit Error Value</b> — BERRV reflects the state of the RXD input when the bit error detect circuitry is enabled and a mismatch to the expected value happened. The value is only meaningful, if BERRIF = 1. 0 A low input was sampled, when a high was expected 1 A high input reassembled, when a low was expected
1 BERRIF	<ul> <li>Bit Error Interrupt Flag — BERRIF is asserted, when the bit error detect circuitry is enabled and if the value sampled at the RXD input does not match the transmitted value. If the BERRIE interrupt enable bit is set an interrupt will be generated. The BERRIF bit is cleared by writing a "1" to it.</li> <li>0 No mismatch detected</li> <li>1 A mismatch has occurred</li> </ul>
0 BKDIF	<ul> <li>Break Detect Interrupt Flag — BKDIF is asserted, if the break detect circuitry is enabled and a break signal is received.</li> <li>If the BKDIE interrupt enable bit is set an interrupt will be generated. The BKDIF bit is cleared by writing a "1" to it.</li> <li>0 No break signal was received</li> <li>1 A break signal was received</li> </ul>

Chapter 18 Scalable Controller Area Network (S12MSCANV3)




Figure 18-41. 16-bit Maskable Identifier Acceptance Filters

Address & Name		7	6	5	4	3	2	1	0
0x0010 FCCOB2HI	R W	CCOB15	CCOB14	CCOB13	CCOB12	CCOB11	CCOB10	ССОВ9	CCOB8
0x0011 FCCOB2LO	R W	CCOB7	CCOB6	CCOB5	CCOB4	CCOB3	CCOB2	CCOB1	CCOB0
0x0012 FCCOB3HI	R W	CCOB15	CCOB14	CCOB13	CCOB12	CCOB11	CCOB10	CCOB9	CCOB8
0x0013 FCCOB3LO	R W	CCOB7	CCOB6	CCOB5	CCOB4	CCOB3	CCOB2	CCOB1	CCOB0
0x0014 FCCOB4HI	R W	CCOB15	CCOB14	CCOB13	CCOB12	CCOB11	CCOB10	CCOB9	CCOB8
0x0015 FCCOB4LO	R W	CCOB7	CCOB6	CCOB5	CCOB4	CCOB3	CCOB2	CCOB1	CCOB0
0x0016 FCCOB5HI	R W	CCOB15	CCOB14	CCOB13	CCOB12	CCOB11	CCOB10	CCOB9	CCOB8
0x0017 FCCOB5LO	R W	CCOB7	CCOB6	CCOB5	CCOB4	CCOB3	CCOB2	CCOB1	CCOB0
			= Unimpleme	nted or Reserv	ed				

Figure 22-4. FTMRZ192K2K Register Summary (continued)

## 22.3.2.1 Flash Clock Divider Register (FCLKDIV)

The FCLKDIV register is used to control timed events in program and erase algorithms.




Figure 22-5. Flash Clock Divider Register (FCLKDIV)

MC9S12ZVC Family Reference Manual, Rev. 2.0

Chapter 22 192 KB Flash Module (S12ZFTMRZ192K2KV2)

### 22.4.5.3 Valid Flash Module Commands

Table 22-28. present the valid Flash commands, as enabled by the combination of the functional MCU mode (Normal SingleChip NS, Special Singlechip SS) with the MCU security state (Unsecured, Secured).

ECMP		Unse	cured	Secured	
FCMD	Command	NS <sup>1</sup>	SS <sup>2</sup>	NS <sup>3</sup>	SS <sup>4</sup>
0x01	Erase Verify All Blocks	*	*	*	
0x02	Erase Verify Block	*	*	*	
0x03	Erase Verify P-Flash Section	*	*	*	
0x04	Read Once	*	*	*	
0x06	Program P-Flash	*	*	*	
0x07	Program Once	*	*	*	
0x08	Erase All Blocks		*		
0x09	Erase Flash Block	*	*	*	
0x0A	Erase P-Flash Sector	*	*	*	
0x0B	Unsecure Flash		*		
0x0C	Verify Backdoor Access Key	*		*	
0x0D	Set User Margin Level	*	*	*	
0x0E	Set Field Margin Level		*		
0x10	Erase Verify EEPROM Section	*	*	*	
0x11	Program EEPROM	*	*	*	
0x12	Erase EEPROM Sector	*	*	*	
0x13	Protection Override	*	*	*	

Table 22-28. Flash Commands by Mode and Security State

<sup>1</sup> Unsecured Normal Single Chip mode

<sup>2</sup> Unsecured Special Single Chip mode.

<sup>3</sup> Secured Normal Single Chip mode.

<sup>4</sup> Secured Special Single Chip mode.Please refer to <st-blue>Section 22.5.2 Unsecuring the MCU in Special Single Chip Mode using BDM.

Register	FCCOB Parameters						
FCCOB0	0x12	Global address [23:16] to identify EEPROM block					
FCCOB1		ere within the sector to be erased. EPROM Features for EEPROM sector size.					

 Table 22-65. Erase EEPROM Sector Command FCCOB Requirements

Upon clearing CCIF to launch the Erase EEPROM Sector command, the Memory Controller will erase the selected Flash sector and verify that it is erased. The CCIF flag will set after the Erase EEPROM Sector operation has completed.

Register	Error Bit	Error Condition
		Set if CCOBIX[2:0] != 001 at command launch
	ACCERR	Set if command not available in current mode (see Table 22-28)
	ACCERR	Set if an invalid global address [23:0] is suppliedsee Table 22-2
FSTAT		Set if a misaligned word address is supplied (global address [0] != 0)
	FPVIOL	Set if the selected area of the EEPROM memory is protected
	MGSTAT1	Set if any errors have been encountered during the verify operation
	MGSTAT0	Set if any non-correctable errors have been encountered during the verify operation


 Table 22-66. Erase EEPROM Sector Command Error Handling

## 22.4.7.17 Protection Override Command

The Protection Override command allows the user to temporarily override the protection limits, either decreasing, increasing or disabling protection limits, on P-Flash and/or EEPROM, if the comparison key provided as a parameter loaded on FCCOB matches the value of the key previously programmed on the Flash Configuration Field (see Table 22-3.). The value of the Protection Override Comparison Key must not be 16'hFFFF, that is considered invalid and if used as argument will cause the Protection Override feature to be disabled. Any valid key value that does not match the value programmed in the Flash Configuration Field will cause the Protection Override feature to be disabled. Current status of the Protection Override feature can be observed on FPSTAT FPOVRD bit (see Section 22.3.2.4, "Flash Protection Status Register (FPSTAT)).

Table 22-67. Protection Override Command FCCOB Requirements

Register	FCCOB Parameters						
FCCOB0	0x13	Protection Update Selection [1:0 See Table 22-68.					
FCCOB1	Compar	ison Key					
FCCOB2	reserved	New FPROT value					
FCCOB3	reserved	New DFPROT value					



#### Figure D-3. SPI Master Timing (CPHA=1)

In Table D-1. the timing characteristics for master mode are listed.

Т	able D-1. SPI Master Mode Timing Chara	cteristics (Ju	inction Temperature From –40°C To +17	∕5°C)

Num	Characteristic	Symbol				Unit
Tum		Symbol	Min	Тур	Max	Unit
1	SCK Frequency	f <sub>sck</sub>	1/2048	—	1/2	f <sub>bus</sub>
1	SCK Period	t <sub>sck</sub>	2	—	2048	t <sub>bus</sub>
2	Enable Lead Time	t <sub>lead</sub>	—	1/2	—	t <sub>sck</sub>
3	Enable Lag Time	t <sub>lag</sub>	—	1/2	—	t <sub>sck</sub>
4	Clock (SCK) High or Low Time	t <sub>wsck</sub>	—	1/2	—	t <sub>sck</sub>
5	Data Setup Time (Inputs)	t <sub>su</sub>	8	—	—	ns
6	Data Hold Time (Inputs)	t <sub>hi</sub>	8	—	—	ns
9	Data Valid after SCK Edge	t <sub>vsck</sub>	—	—	15	ns
10	Data Valid after SS fall (CPHA=0)	t <sub>vss</sub>	—	—	15	ns
11	Data Hold Time (Outputs)	t <sub>ho</sub>	0	—	—	ns
12	Rise and Fall Time Inputs	t <sub>rfi</sub>	—	—	8	ns
13	Rise and Fall Time Outputs	t <sub>rfo</sub>	—	—	8	ns

## D.0.2 Slave Mode

In Figure D-4. the timing diagram for slave mode with transmission format CPHA=0 is depicted.

#### Appendix I S12CANPHY Electrical Specifications


#### **Table I-3. Dynamic Electrical Characteristics**

Characteristics noted under conditions  $5.5V \le VSUP \le 18 V >$ ,  $-40^{\circ}C \le Tj \le 150^{\circ}C >$  unless otherwise noted. Typical values noted reflect the approximate parameter mean at  $T_A = 25^{\circ}C$  under nominal conditions unless otherwise noted.

	The approximate parameter mean at $T_A = 25$ C under nominar e		r	r	1	
Num	Ratings	Symbol	Min	Тур	Max	Unit
7	Non-Differential Slew Rate (CANL or CANH) Slew Rate 6 Slew Rate 5 Slew Rate 4 Slew Rate 2 Slew Rate 1 Slew Rate 0	$t_{SL6}$ $t_{SL5}$ $t_{SL4}$ $t_{SL2}$ $t_{SL1}$ $t_{SL0}$		6 10 19 23 35 55		V/µs
8	Bus Communication Rate	t <sub>BUS</sub>			1.0 M	bps
9	Settling time after entering Normal mode	t <sub>CP_set</sub>			10	μs
10	CPTXD-dominant timeout	t <sub>CPTXDDT</sub>		2		ms
11	CANPHY wake-up dominant pulse filtered	t <sub>CPWUP</sub>			1.5	μs
12	CANPHY wake-up dominant pulse pass	t <sub>CPWUP</sub>	5			μs

#### NOTES

Not every combination is offered. Table 1-4 lists available derivatives. The mask identifier suffix and the Tape & Reel suffix are always both omitted from the partnumber which is actually marked on the device.



Appendix N Detailed Register Address Map

# N.7 0x03C0-0x03CF SRAM\_ECC\_32D7P

Address	Name	_	Bit 7	6	5	4	3	2	1	Bit 0			
0x03C7	ECCDPTRH	R W		DPTR[23:16]									
0x03C8	ECCDPTRM	R W		DPTR[15:8]									
0x03C9	ECCDPTRL	R W		DPTR[7:1]									
0x03CA - 0x03CB	Reserved	R W	0	0	0	0	0	0	0	0			
0x03CC	ECCDDH	R W				DDATA	A[15:8]						
0x03CD	ECCDDL	R W	DDATA[7:0]										
0x03CE	ECCDE	R W	0	0			DECO	C[5:0]					
0x03CF	ECCDCMD	R W	ECCDRR	0	0	0	0	0	ECCDW	ECCDR			

							Appendix N D	etailed Register	r Address Map
Address Offset Register Name		Bit 7	6	5	4	3	2	1	Bit 0
0x0687 DACDEBUG	R W	0	BUF_EN	DAC_EN	83	S2n	S2p	S1n	S1p
			= Unimpleme	ented					

Bit 0 CPDR0

Reserved

0

Reserved

Reserved

CPOCIE

CLOCIF


N.24	0x0990-0x0997 CANPHY								
Address Offset	Register Name	Bit 7	6	5	4	3	2	1	
0x0990	CPDR	R CPDR7 W	0	0	0	0	0	CPDR1	
0x0991	CPCR	R W CPE	SPE	WUPE1-0		0	-	SLR2-0	
0x0992	Reserved	R W Reserved							
0x0993	CPSR	R CPCHVH	CPCHVL	CPCLVH	CPCLVL	CPDT	0	0	T
		W							
0x0994	Reserved	R W Reserved							
0x0995	Reserved	R W Reserved	I						
0x0996	CPIE	R 0	0	0	CPVFIE	CPDTIE	0	0	Γ
		W							
0x0997	CPIF	R W CHVHIF	CHVLIF	CLVHIF	CLVLIF	CPDTIF	0	CHOCIF	Γ

= Unimplemented or Reserved

#### 0007 0000

#### N.25 0x09A0-0x09AF SENTTX

W



MC9S12ZVC Family Reference Manual, Rev. 2.0