



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	S12Z
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, I <sup>2</sup> C, SCI, SPI
Peripherals	DMA, POR, PWM, WDT
Number of I/O	28
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 40V
Data Converters	A/D 10x10b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/s912zvc64f0clf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

The MC9S12ZVC family of microcontrollers is targeted at use in safety relevant systems and has been developed using an ISO26262 compliant development system under the NXP Safe Assure Program. For more details of the NXP Safe Assure program, refer to : NXP Safe Assure

For more details of how to use the device in safety relevant systems refer to the MC9S12ZVC Safety Manual at nxp.com

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to nxp.com/

A full list of family members and options is included in device overview section.

The following revision history table summarizes changes contained in this document.

This document contains information for all constituent modules, with the exception of the S12Z CPU. For S12ZCPU information please refer to the CPU S12Z Reference Manual.

### **Revision History**

Date	Revision Level	Description
22-August-2016	Rev 1.6	Added item 18 and 19 Table E-1 Bandgap voltage and temperature dependency Changed item 5 Table H-2 ACMP input offset Added operating condition for C part to Table A-5
13-October-2016	Rev 1.7	Corrected Table 1-1 Two SCIs for 48pin packages. Corrected typo in table H-2 item 5
2-January-2018	Rev 1.8	Corrected Package Information for 64LQFP Exposed Pad
29-January-2018	Rev 1.9	Corrected Package Information for 64LQFP Exposed Pad
26-March-2018	Rev 2.0	Updated Appendix A MCU Electrical Specifications

NXP reserves the right to make changes without further notice to any products herein. NXP makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the NXP product could create a situation where personal injury or death may occur. Should Buyer purchase or use NXP products for any such unintended or unauthorized application, Buyer shall indemnify and hold NXP and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or manufacture of the part.

# **1.14** Application Information

## **1.14.1 ADC** Calibration

For applications that do not provide external ADC reference voltages, the VDDA/VSSA supplies can be used as sources for VRH/VRL respectively. Since the VDDA must be connected to VDDX at board level in the application, the accuracy of the VDDA reference is limited by the internal voltage regulator accuracy. In order to compensate for VDDA reference voltage variation in this case, the on chip bandgap reference voltage  $V_{BG}$  is measured during production test.  $V_{BG}$  has a narrow variation over temperature and external voltage supply.  $V_{BG}$  is connected to an internal channel of the ADC module (see Table 1-8). The12-bit left justified ADC conversion result of  $V_{BG}$  is stored in the flash IFR for reference, as listed in Table 1-16.

By measuring the voltage  $V_{BG}$  in the application environment and comparing the result to the reference value in the IFR, it is possible to determine the current ADC reference voltage  $V_{RH}$ :

 $V_{RH} = \frac{StoredReference}{ConvertedReference} \bullet 5V$ 

The exact absolute value of an analog conversion can be determined as follows:

Result = ConvertedADInput •  $\frac{\text{StoredReference} \cdot 5\text{V}}{\text{ConvertedReference} \cdot 2^{n}}$ 

With:

Converted AD Input:	Result of the analog to digital conversion of the desired pin
Converted Reference:	Result of internal channel conversion
Stored Reference:	Value in IFR location
n:	ADC resolution (12 bit)

#### NOTE

The ADC reference voltage  $V_{RH}$  must remain at a constant level throughout the conversion process.

The reference voltage  $V_{BG}$  is measured under the conditions shown in Table 1-17. The value stored in the IFR is the average of 8 consecutive conversions.

Field	Description
7-0	Reduced Drive Register — Select reduced drive for output pin
RDRx7-0	This bit configures the drive strength of the associated output pin as either full or reduced. If a pin is used as input
	this bit has no effect. The reduced drive function is independent of which function is being used on a particular pin.
	1 Reduced drive selected (approx. 1/10 of the full drive strength)
	0 Full drive strength enabled

#### Table 2-19. Reduced Drive Register Field Descriptions

### 2.3.3.10 Wired-Or Mode Register

Address 0x02DF WOMS Access: User read/write1 0x031F WOMJ 7 5 3 0 6 4 2 1 R WOM<sub>x6</sub> WOM<sub>x5</sub> WOMx2 WOMx1 WOMx7 WOMx4 WOMx3 WOMx0 W 0 0 0 0 0 0 0 Reset 0

Figure 2-19. Wired-Or Mode Register

<sup>1</sup> Read: Anytime Write: Anytime

This is a generic description of the standard wired-or registers. Refer to Table 2-33 to determine the implemented bits in the respective register. Unimplemented bits read zero.

#### Table 2-20. Wired-Or Mode Register Field Descriptions

Field	Description
7-0 WOMx7-0	<ul> <li>Wired-Or Mode — Enable open-drain output</li> <li>This bit configures the output buffer as wired-or. If enabled the output is driven active low only (open-drain) while the active high drive is turned off. This allows a multipoint connection of several serial modules. These bits have no influence on pins used as inputs.</li> <li>1 Output buffers operate as open-drain outputs</li> <li>0 Output buffers operate as push-pull outputs</li> </ul>

### 2.3.3.11 PIM Reserved Register



Figure 2-20. PIM Reserved Register

Read: Always reads 0x00 Write: Unimplemented

MC9S12ZVC Family Reference Manual, Rev. 2.0

Chapter 2 Port Integration Module (S12ZVCPIMV1)

# 2.3.4 PIM Generic Register Exceptions

This section lists registers with deviations from the generic description in one or more register bits.

# 2.3.4.1 Port P Over-Current Protection Enable Register (OCPEP)







Figure 2-21. Over-Current Protection Enable Register (OCPEP)

<sup>1</sup> Read: Anytime

Write:Anytime

### Table 2-21. OCPEP Register Field Descriptions

Field	Description
6 OCPEP6	Over-Current Protection Enable — Activate over-current detector on PP6 Refer to Section "2.5.4, "Over-Current Protection on PP[6-4,0]"" 1 PP6 over-current detector enabled 0 PP6 over-current detector disabled
5 OCPEP5	Over-Current Protection Enable — Activate over-current detector on PP5 Refer to Section 2.5.4, "Over-Current Protection on PP[6-4,0]"" 1 PP5 over-current detector enabled 0 PP5 over-current detector disabled
4 OCPEP4	Over-Current Protection Enable — Activate over-current detector on PP4 Refer to Section 2.5.4, "Over-Current Protection on PP[6-4,0]"" 1 PP4 over-current detector enabled 0 PP4 over-current detector disabled
2 OCPEP2	Over-Current Protection Enable — Activate over-current detector on EVDD1 Refer to Section 2.5.3, "Over-Current Protection on PP2 (EVDD1)"" 1 EVDD1 over-current detector enabled 0 EVDD1 over-current detector disabled
0 OCPEP0	Over-Current Protection Enable — Activate over-current detector on PP0 Refer to Section 2.5.4, "Over-Current Protection on PP[6-4,0]"" 1 PP0 over-current detector enabled 0 PP0 over-current detector disabled

Chapter 3 Background Debug Controller (S12ZBDCV2)

## 3.4.4.11 READ\_MEM.sz, READ\_MEM.sz\_WS

#### READ\_MEM.sz

#### Read memory at the specified address

Non-intrusive

Non-intrusive



#### READ\_MEM.sz\_WS

#### Read memory at the specified address with status

0x31	Address[23-0]		BDCCSRL	Data[7-0]				
$host \rightarrow target$	host → target	D L Y	target $\rightarrow$ host	target → host	-			
0x35	Address[23-0]		BDCCSRL	Data [15-8]	Data [7-0]			
$host \rightarrow target$	host → target	D L Y	target $\rightarrow$ host	target $\rightarrow$ host	$target \rightarrow host$	-		
0x39	Address[23-0]		BDCCSRL	Data[31-24]	Data[23-16]	Data [15-8]	Data [7-0]	
host $\rightarrow$ target	host $\rightarrow$ target	D L Y	target $\rightarrow$ host	target $\rightarrow$ host	target $\rightarrow$ host	target $\rightarrow$ host	target → host	

Read data at the specified memory address. The address is transmitted as three 8-bit packets (msb to lsb) immediately after the command.

The hardware forces low-order address bits to zero longword accesses to ensure these accesses are on 0-modulo-size alignments. Byte alignment details are described in Section 3.4.5.2, "BDC Access Of Device Memory Mapped Resources". If the with-status option is specified, the BDCCSR status byte is returned before the read data. This status byte reflects the state after the memory read was performed. If enabled, an ACK pulse is driven before the data bytes are transmitted.

The examples show the READ\_MEM.B{\_WS}, READ\_MEM.W{\_WS} and READ\_MEM.L{\_WS} commands.

if the contents of the addressed bytes match because all 32-bits must match. In Table 6-29 the Access Address column refers to the address bits[1:0] of the lowest accessed address (most significant data byte).

				Memory Address[2:0]								
Case	Access Address	Access Size	000	001	010	011	100	101	110			
1	00	32-bit	DBGxD0	DBGxD1	DBGxD2	DBGxD3						
2	01	32-bit		DBGxD1	DBGxD2	DBGxD3	DBGxD0					
3	10	32-bit			DBGxD2	DBGxD3	DBGxD0	DBGxD1				
4	11	32-bit				DBGxD3	DBGxD0	DBGxD1	DBGxD2			
5	00	16-bit	DBGxD0	DBGxD1								
6	01	16-bit		DBGxD1	DBGxD2							
7	10	16-bit			DBGxD2	DBGxD3						
8	11	16-bit				DBGxD3	DBGxD0					
9	00	8-bit	DBGxD0									
10	01	8-bit		DBGxD1								
11	10	8-bit			DBGxD2							
12	11	8-bit				DBGxD3						
13	00	8-bit					DBGxD0					
				De	enotes byte that	it is not access	ed.					

 Table 6-29. Data Register Use Dependency On CPU Access Type

For a match of a 32-bit access with data compare, the address comparator must be loaded with the address of the lowest accessed byte. For Case1 Table 6-29 this corresponds to 000, for Case2 it corresponds to 001. To compare all 32-bits, it is required that no bits are masked.

# 6.4.2.3 Data Bus Comparison NDB Dependency

The NDB control bit allows data bus comparators to be configured to either match on equivalence or on difference. This allows monitoring of a difference in the contents of an address location from an expected value.

When matching on an equivalence (NDB=0), each individual data bus bit position can be masked out by clearing the corresponding mask bit, so that it is ignored in the comparison. A match occurs when all data bus bits with corresponding mask bits set are equivalent. If all mask register bits are clear, then a match is based on the address bus only, the data bus is ignored.

When matching on a difference, mask bits can be cleared to ignore bit positions. A match occurs when any data bus bit with corresponding mask bit set is different. Clearing all mask bits, causes all bits to be ignored and prevents a match because no difference can be detected. In this case address bus equivalence does not cause a match. Bytes that are not accessed are ignored. Thus when monitoring a multi byte field for a difference, partial accesses of the field only return a match if a difference is detected in the accessed bytes.

# Chapter 7 ECC Generation Module (SRAM\_ECCV1)

# 7.1 Introduction

The purpose of ECC logic is to detect and correct as much as possible memory data bit errors. These soft errors, mainly generated by alpha radiation, can occur randomly during operation. "Soft error" means that only the information inside the memory cell is corrupt; the memory cell itself is not damaged. A write access with correct data solves the issue. If the ECC algorithm is able to correct the data, then the system can use this corrected data without any issues. If the ECC algorithm is able to detect, but not correct the error, then the system is able to ignore the memory read data to avoid system malfunction.

The ECC value is calculated based on an aligned 2 byte memory data word. The ECC algorithm is able to detect and correct single bit ECC errors. Double bit ECC errors will be detected but the system is not able to correct these errors. This kind of ECC code is called SECDED code. This ECC code requires 6 additional parity bits for each 2 byte data word.

## 7.1.1 Features

The SRAM\_ECC module provides the ECC logic for the system memory based on a SECDED algorithm. The SRAM\_ECC module includes the following features:

- SECDED ECC code
  - Single bit error detection and correction per 2 byte data word
  - Double bit error detection per 2 byte data word
- Memory initialization function
- Byte wide system memory write access
- Automatic single bit ECC error correction for read and write accesses
- Debug logic to read and write raw use data and ECC values

# 7.2 Memory Map and Register Definition

This section provides a detailed description of all memory and registers for the SRAM\_ECC module.

# 7.2.1 **Register Summary**

Figure 7-1 shows the summary of all implemented registers inside the SRAM\_ECC module.

MC9S12ZVC Family Reference Manual, Rev. 2.0

Mode. For this COP configuration (ACLK clock source, CSAD set) a latency time occurs when entering or exiting (Full, Pseudo) Stop Mode. When bit CSAD is clear the ACLK clock source is on for the COP during Full Stop Mode and COP is operating.

During Full Stop Mode the RTI counter halts.

After wake-up from Full Stop Mode the Core Clock and Bus Clock are running on PLLCLK (PLLSEL=1). The COP runs on ACLK and RTI is running on IRCCLK (COPOSCSEL0=0, RTIOSCSEL=0).

• Pseudo Stop Mode (PSTP = 1 and OSCE=1)

External oscillator (XOSCLCP) continues to run.

— If COPOSCSEL1=0:

If the respective enable bits are set (PCE=1 and PRE=1) the COP and RTI will continue to run with a clock derived from the oscillator clock.

The clock configuration bits PLLSEL, COPOSCSEL0, RTIOSCSEL are unchanged.

— If COPOSCSEL1=1:

If the respective enable bit for the RTI is set (PRE=1) the RTI will continue to run with a clock derived from the oscillator clock.

The clock for the COP is derived from ACLK (trimmable internal RC-Oscillator clock). During Pseudo Stop Mode the ACLK for the COP can be stopped (COP static) or running (COP active) depending on the setting of bit CSAD. When bit CSAD is set the ACLK for the COP is stopped during Pseudo Stop Mode and COP continues to operate after exit from Pseudo Stop Mode. For this COP configuration (ACLK clock source, CSAD set) a latency time occurs when entering or exiting (Pseudo, Full) Stop Mode. When bit CSAD is clear the ACLK clock source is on for the COP during Pseudo Stop Mode and COP is operating.

The clock configuration bits PLLSEL, COPOSCSEL0, RTIOSCSEL are unchanged.

### NOTE

When starting up the external oscillator (either by programming OSCE bit to 1 or on exit from Full Stop Mode with OSCE bit already 1) the software must wait for a minimum time equivalent to the startup-time of the external oscillator  $t_{UPOSC}$  before entering Pseudo Stop Mode.

### 8.1.2.4 Freeze Mode (BDM active)

For S12CPMU\_UHV\_V7 Freeze Mode is the same as Run Mode except for RTI and COP which can be frozen in Active BDM Mode with the RSBCK bit in the CPMUCOP register. After exiting BDM Mode RTI and COP will resume its operations starting from this frozen status.

Additionally the COP can be forced to the maximum time-out period in Active BDM Mode. For details please see also the RSBCK and CR[2:0] bit description field of Table 8-13 in Section 8.3.2.10, "S12CPMU\_UHV\_V7 COP Control Register (CPMUCOP)

Chapter 8 S12 Clock, Reset and Power Management Unit (S12CPMU\_UHV\_V7)

#### 8.3 **Memory Map and Registers**

This section provides a detailed description of all registers accessible in the S12CPMU\_UHV\_V7.

#### **Module Memory Map** 8.3.1

The S12CPMU\_UHV\_V7 registers are shown in Figure 8-3.

Address Offset	Register Name		Bit 7	6	5	4	3	2	1	Bit 0			
0x0000	CPMU	R	0	0	0	0	0	0	0	0			
0,0000	RESERVED00	W											
0x0001	CPMU	R	0	0	0	0	0	0	0	0			
010001	RESERVED01	W											
0x0002	CPMU	R	0	0	0	0	0	0	0	0			
0.00002	RESERVED02	W											
0x0003	CPMURFLG	R	0	PORF	LVRF	0	COPRE	0	OMRE	PMRF			
010005		W		Tonu	Lviu		corra		omia	1 Mild			
0x0004	CPMU	R	VCOFR	O[1·0]			SYND	IV[5·0]					
0110001	SYNR	W	,				51112	1,[0.0]					
0x0005	CPMU	R	REFFR	0[1:0]	0	0		REFD	0IV[3:0]				
01100000	REFDIV	W		([-···]					[]				
0x0006	CPMU	R	0	0	0			POSTDIV[4:	01				
	POSTDIV	W						- · · · · · · · · · · · · · · · · · · ·	- 1				
0x0007	CPMUIFLG	CPMUIFLG	CPMUIFLG	CPMUIFLG	R	RTIF	0	0	LOCKIF	LOCK	0	OSCIF	UPOSC
				W									
0x0008	CPMUINT	CPMUINT	R	RTIE	0	0	LOCKIE	0	0	OSCIE	0		
0x0009	CPMUCLKS	R W	PLLSEL	PSTP	CSAD	COP OSCSEL1	PRE	PCE	RTI OSCSEL	COP OSCSEL0			
		R	0	0			0	0	0	0			
0x000A	CPMUPLL	W			FMI	FM0							
0x000B	CPMURTI	R W	RTDEC	RTR6	RTR5	RTR4	RTR3	RTR2	RTR1	RTR0			
		R			0	0	0						
0x000C	CPMUCOP	w	WCOP	RSBCK	WRTMASK	0	0	CR2	CR1	CR0			
	DESERVED	R	0	0	0	0	0	0	0	0			
0x000D	CPMUTEST0	w	0		С	•	•			v			
	DESEDVED	R	0	0	0	0	0	0	0	0			
0x000E	CPMUTEST1	W	•		Ŭ	•	•			<u> </u>			
				= Unimplem	ented or Reser	ved							

Figure 8-3. CPMU Register Summary

Chapter 8 S12 Clock, Reset and Power Management Unit (S12CPMU\_UHV\_V7)

Address Offset	Register Name		Bit 7	6	5	4	3	2	1	Bit 0
00005	CPMU	R	0	0	0	0	0	0	0	0
0X000F	ARMCOP	W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x0010	CPMU	R	0	0	VSFI	0	HTF	HTDS	HTIF	HTIF
0,0010	HTCTL	W			VOLL		IIIL		IIIIL	11111
0x0011	CPMU	R	0	0	0	0	0	LVDS	LVIE	LVIF
0.00011	LVCTL	W							LVIE	LVII
0x0012	CPMU APICTL	R W	APICLK	0	0	APIES	APIEA	APIFE	APIE	APIF
0x0013	CPMUACLKTR	R W	ACLKTR5	ACLKTR4	ACLKTR3	ACLKTR2	ACLKTR1	ACLKTR0	0	0
0x0014	CPMUAPIRH	R W	APIR15	APIR14	APIR13	APIR12	APIR11	APIR10	APIR9	APIR8
0x0015	CPMUAPIRL	R W	APIR7	APIR6	APIR5	APIR4	APIR3	APIR2	APIR1	APIR0
0v0016	RESERVED CPMUTEST3	R	0	0	0	0	0	0	0	0
0x0010		W								
0x0017	CPMUHTTR	R W	HTOE	0	0	0	HTTR3	HTTR2	HTTR1	HTTR0
0x0018	CPMU IRCTRIMH	R W		]	[CTRIM[4:0]			0	IRCTRI	M[9:8]
0x0019	CPMU IRCTRIML	R W				IRCTRI	M[7:0]			
0x001A	CPMUOSC	R W	OSCE	0	Reserved	0	0	0	0	0
0.001D		R	0	0	0	0	0	0	0	DDOT
0x001B	CPMUPROI	W								PROT
0x001C	RESERVED CPMUTEST2	R W	0	0	0	0	0	0	0	0
0.0015	CPMU	R	0	0	0	0	0	FUTGON	EXTENSION (	DUTTION
0x001D	VREGCTL	W						EXTCON	EXTXON	INTXON
0.0015	CDMUOSCO	R	0	0	0	0	0	0	OMPE	OSCMOD
UXUU1E	CPMUUSC2	W							UMRE	USCMUD
$0 \times 0.01 F$	CPMU	R	0	0	0	0	0	0	0	0
040011	RESERVED1F									

= Unimplemented or Reserved

Figure 8-3. CPMU Register Summary

MC9S12ZVC Family Reference Manual, Rev. 2.0

Chapter 8 S12 Clock, Reset and Power Management Unit (S12CPMU\_UHV\_V7)

# 8.4.2 Startup from Reset

An example for startup of the clock system from Reset is given in Figure 8-36.



### Figure 8-36. Startup of clock system after Reset

# 8.4.3 Stop Mode using PLLCLK as source of the Bus Clock

An example of what happens going into Stop Mode and exiting Stop Mode after an interrupt is shown in Figure 8-37. Disable PLL Lock interrupt (LOCKIE=0) before going into Stop Mode.



Depending on the COP configuration there might be an additional significant latency time until COP is active again after exit from Stop Mode due to clock domain crossing synchronization. This latency time of 2 ACLK cycles occurs if COP clock source is ACLK and the CSAD bit is set and must be added to the device Stop Mode recovery time  $t_{STP\ REC}$ . After exit from Stop Mode (Pseudo, Full) for this latency time

Chapter 9 Analog-to-Digital Converter (ADC12B\_LBA\_V1)

## 9.4.2.3 ADC Status Register (ADCSTS)

It is important to note that if flag DBECC\_ERR is set the ADC ceases operation. In order to make the ADC operational again an ADC Soft-Reset must be issued. An ADC Soft-Reset clears bits CSL\_SEL and RVL\_SEL.

Module Base + 0x0002



Figure 9-6. ADC Status Register (ADCSTS)

Read: Anytime

Write:

- Bits CSL\_SEL and RVL\_SEL anytime if bit ADC\_EN is clear or bit SMOD\_ACC is set
- Bits DBECC\_ERR and READY not writable

#### Table 9-5. ADCSTS Field Descriptions

Field	Description
7 CSL_SEL	<ul> <li>Command Sequence List Select bit — This bit controls and indicates which ADC Command List is active. This bit can only be written if ADC_EN bit is clear. This bit toggles in CSL double buffer mode when no conversion or conversion sequence is ongoing and bit LDOK is set and bit RSTA is set. In CSL single buffer mode this bit is forced to 1'b0 by bit CSL_BMOD.</li> <li>0 ADC Command List 0 is active.</li> <li>1 ADC Command List 1 is active.</li> </ul>
6 RVL_SEL	<ul> <li>Result Value List Select Bit — This bit controls and indicates which ADC Result List is active. This bit can only be written if bit ADC_EN is clear. After storage of the initial Result Value List this bit toggles in RVL double buffer mode whenever the conversion result of the first conversion of the current CSL is stored or a CSL got aborted. In RVL single buffer mode this bit is forced to 1'b0 by bit RVL_BMOD.</li> <li>Please see also Section 9.2.1.2, "MCU Operating Modes for information regarding Result List usage in case of Stop or Wait Mode.</li> <li>0 ADC Result List 0 is active.</li> <li>1 ADC Result List 1 is active.</li> </ul>
5 DBECC_ER R	<ul> <li>Double Bit ECC Error Flag — This flag indicates that a double bit ECC error occurred during conversion command load or result storage and ADC ceases operation.</li> <li>In order to make the ADC operational again an ADC Soft-Reset must be issued.</li> <li>This bit is cleared if bit ADC_EN is clear.</li> <li>0 No double bit ECC error occurred.</li> <li>1 A double bit ECC error occurred.</li> </ul>
3 READY	<ul> <li>Ready For Restart Event Flag — This flag indicates that ADC is in its idle state and ready for a Restart Event.</li> <li>It can be used to verify after exit from Wait Mode if a Restart Event can be issued and processed immediately without any latency time due to an ongoing Sequence Abort Event after exit from MCU Wait Mode (see also the Note in Section 9.2.1.2, "MCU Operating Modes).</li> <li>0 ADC not in idle state.</li> <li>1 ADC is in idle state.</li> </ul>

## 15.3.2.5 SPI Data Register (SPIDR = SPIDRH:SPIDRL)

Module Base +0x0004

	7	6	5	4	3	2	1	0
R	R15	R14	R13	R12	R11	R10	R9	R8
W	T15	T14	T13	T12	T11	T10	Т9	Т8
Reset	0	0	0	0	0	0	0	0

Figure 15-7. SPI Data Register High (SPIDRH)

Module Base +0x0005

	7	6	5	4	3	2	1	0
R	R7	R6	R5	R4	R3	R2	R1	R0
W	Τ7	Т6	Т5	T4	Т3	T2	T1	T0
Reset	0	0	0	0	0	0	0	0
						NDT \		

Figure 15-8. SPI Data Register Low (SPIDRL)

Read: Anytime; read data only valid when SPIF is set

### Write: Anytime

The SPI data register is both the input and output register for SPI data. A write to this register allows data to be queued and transmitted. For an SPI configured as a master, queued data is transmitted immediately after the previous transmission has completed. The SPI transmitter empty flag SPTEF in the SPISR register indicates when the SPI data register is ready to accept new data.

Received data in the SPIDR is valid when SPIF is set.

If SPIF is cleared and data has been received, the received data is transferred from the receive shift register to the SPIDR and SPIF is set.

If SPIF is set and not serviced, and a second data value has been received, the second received data is kept as valid data in the receive shift register until the start of another transmission. The data in the SPIDR does not change.

If SPIF is set and valid data is in the receive shift register, and SPIF is serviced before the start of a third transmission, the data in the receive shift register is transferred into the SPIDR and SPIF remains set (see Figure 15-9).

If SPIF is set and valid data is in the receive shift register, and SPIF is serviced after the start of a third transmission, the data in the receive shift register has become invalid and is not transferred into the SPIDR (see Figure 15-10).

<sup>1</sup> Read: Anytime

Write: Anytime in initialization mode (INITRQ = 1 and INITAK = 1)

#### Table 18-24. CANIDMR4–CANIDMR7 Register Field Descriptions

Field	Description
7-0 AM[7:0]	Acceptance Mask Bits — If a particular bit in this register is cleared, this indicates that the corresponding bit in the identifier acceptance register must be the same as its identifier bit before a match is detected. The message is accepted if all such bits match. If a bit is set, it indicates that the state of the corresponding bit in the identifier acceptance register does not affect whether or not the message is accepted. 0 Match corresponding acceptance code register and identifier bits 1 Ignore corresponding acceptance code register bit

### 18.3.3 Programmer's Model of Message Storage

The following section details the organization of the receive and transmit message buffers and the associated control registers.

To simplify the programmer interface, the receive and transmit message buffers have the same outline. Each message buffer allocates 16 bytes in the memory map containing a 13 byte data structure.

An additional transmit buffer priority register (TBPR) is defined for the transmit buffers. Within the last two bytes of this memory map, the MSCAN stores a special 16-bit time stamp, which is sampled from an internal timer after successful transmission or reception of a message. This feature is only available for transmit and receiver buffers, if the TIME bit is set (see Section 18.3.2.1, "MSCAN Control Register 0 (CANCTL0)").

The time stamp register is written by the MSCAN. The CPU can only read these registers.

# 21.7.2.3 SENT Transmitter Configuration Register (CONFIG)

Module Base + 0x0004 Access: User read/write <sup>1</sup>										
	15	14	13	12	11	10	9	8		
R	TVINIT	TVEN	0	0	0	DNI				
W	TAINIT	IAEN				DNIBBLECOUN1[2:0]				
Reset	1	0	0	0	0	0	0	1		
	7	6	5	4	3	2	1	0		
R	0	0	0	OPTEDCE	SINCLE	CRCSCN	CDCLEC	CDCDVD		
W				OFIEDGE	SINGLE	CKUSUN	UKULEU	CKCBYP		
Reset	0	0	0	0	0	0	0	0		

<sup>1</sup> Read: Anytime.

Write: TXINIT bit: Anytime. All other bits: Anytime, if TXINIT is one.

Table 21-6. SEN	T Transmitter	Configuration	Register (	(CONFIG)	Field Descri	otions
				( )		

Field	Description
15 TXINIT	<b>SENTTX Initialization Enable</b> — If this bit is set, sending SENT messages is aborted and other configuration bits can be written. Setting this bit immediately aborts any ongoing transmission, resets interrupt flags INTFLG[PPRE,CS,TC,TBE] to their respective reset state and the SENTTX pin returns to idle level. Interrupt flags can only be cleared, if this bit is zero and CONFIG[TXEN] is one. 1 - Writing configuration bits is enabled. Data transmission is disabled. 0 - Writing configuration bits is disabled. Data transmission is enabled.
14 TXEN	<ul> <li>SENTTX Pin Enable — This bit enables the SENTTX module function on the SENTTX output pin. This bit can only be changed if the CONFIG[TXINIT] bit is one.</li> <li>1 - Output pin is controlled by the SENTTX module</li> <li>0 - Output pin is not controlled by the SENTTX module</li> </ul>
10–8 DNIBBLE- COUNT[2:0]	SENTTX Data Nibble Count — These bits represent the number of data nibbles to be transmitted. These bits can only be changed if the CONFIG[TXINIT] bit is one. Available range for the number of data nibbles in a SENT message is 1 to 6, encoded in the CONFIG[DNIBBLECOUNT] bits as follows: 000 - Reserved 001 - One data nibble is transmitted 010 - Two data nibbles are transmitted 011 - Three data nibbles are transmitted 100 - Four data nibbles are transmitted 101 - Five data nibbles are transmitted 110 - Six data nibbles are transmitted 111 - Reserved
4 OPTEDGE	<b>SENTTX Optimized Rising Edge Position</b> — If set, this bit causes the SENTTX module to place the rising edge at half the number of the pulse period ticks after the falling edge to yield a duty cycle of about 50%. If the pulse period is an odd number of ticks, the number of ticks for the low pulse is rounded down (meaning the low pulse is one tick shorter than the high pulse). Otherwise, if this bit is cleared, a rising edge is positioned 5 ticks (UT) after a falling edge. This bit can only be changed if the CONFIG[TXINIT] bit is one. 1 - Optimized positioning of rising edges enabled 0 - Rising edges are generated 5 UT ticks after falling-edges

# Appendix E CPMU Electrical Specifications (VREG, OSC, IRC, PLL)

# E.1 VREG Electrical Specifications

Table E-1. Voltage Regulator Electrical Characteristics (Junction Temperature From -40°C To +175°C)

VDDA	and VDDX must be shorted on the application board.					
Num	Characteristic	Symbol	Min	Typical	Max	Unit
1	Input Voltages	V <sub>SUP</sub>	3.5	_	40	V
2	Output Voltage VDDX (with external PNP) Full Performance Mode $V_{SUP} > =6V$ Full Performance Mode $5.5V \le V_{SUP} \le 6V$ Full Performance Mode $3.5V \le V_{SUP} \le 5.5V$ Reduced Performance Mode (stop mode) $V_{SUP} > =3.5V$	V <sub>DDX</sub>	4.85 4.50 3.13 2.5	5.0 5.0  5.5	5.15 5.15 5.15 5.75	V V V V
3	Output Voltage VDDX (without external PNP) Full Performance Mode $V_{SUP} > =6V$ Full Performance Mode $5.5V \ll V_{SUP} \ll 6V$ Full Performance Mode $3.5V \ll V_{SUP} \ll 5.5V$ Reduced Performance Mode (stop mode) $V_{SUP} > =3.5V$	V <sub>DDX</sub>	4.80 4.50 3.13 2.5	4.95 4.95 — 5.5	5.10 5.10 5.10 5.70	V V V V
4	Load Current VDDX <sup>1</sup> (without external PNP) (-40°C < $T_J$ < 150°C) Full Performance Mode V <sub>SUP</sub> > 6V Full Performance Mode 3.5V <= V <sub>SUP</sub> <=6V	I <sub>DDX</sub>	0 0		70 25	mA
5	Load Current VDDX <sup>(1)</sup> (without external PNP) Full Performance Mode $V_{SUP} > 6V$ Full Performance Mode $3.5V \ll V_{SUP} \ll 6V$ Reduced Performance Mode (stop mode)	I <sub>DDX</sub>	0 0 0		55 20 5	mA mA mA
6	Short circuit VDDX fall back current V <sub>DDX</sub> <=0.5V	I <sub>DDX</sub>	—	100	_	mA
7	Output Voltage VDDC with external PNP Full Performance Mode $V_{SUP} > =6V$ Full Performance Mode $5.5V \le V_{SUP} \le 6V$ Full Performance Mode $3.5V \le V_{SUP} \le 5.5V$ Reduced Performance Mode (stop mode) $V_{SUP} > =3.5V$	V <sub>DDC</sub>	4.85 4.50 3.13 2.5	5.0 5.0  5.5	5.15 5.15 5.15 5.75	V V V V
8	Load Current VDDC Reduced Performance Mode (stop mode)	I <sub>DDC</sub>	0	_	2.5	mA
9	Low Voltage Interrupt Assert Level <sup>2</sup> Low Voltage Interrupt Deassert Level	$V_{LVIA}$ $V_{LVID}$	4.04 4.19	4.23 4.38	4.40 4.49	V V
10a	VDDX Low Voltage Reset deassert <sup>3</sup>	V <sub>LVRXD</sub>	—	3.05	3.13	V
10b	VDDX Low Voltage Reset assert	V <sub>LVRXA</sub>	2.95	3.02	—	V

Num	Rating	Symbol	Min	Тур	Max	Unit
1	Nominal crystal or resonator frequency	f <sub>OSC</sub>	4.0		20	MHz
2	Startup Current	i <sub>OSC</sub>	100	_		μΑ
3a	Oscillator start-up time (4MHz) <sup>1</sup>	t <sub>UPOSC</sub>	—	2	10	ms
3b	Oscillator start-up time (8MHz) <sup>1</sup>	t <sub>UPOSC</sub>	_	1.6	8	ms
3c	Oscillator start-up time (16MHz) <sup>1</sup>	t <sub>UPOSC</sub>	—	1	5	ms
3d	Oscillator start-up time (20MHz) <sup>1</sup>	t <sub>UPOSC</sub>	—	1	4	ms
4	Clock Monitor Failure Assert Frequency	f <sub>CMFA</sub>	200	450	1200	KHz
5	Input Capacitance (EXTAL, XTAL pins)	C <sub>IN</sub>	—	7		pF
6	EXTAL Pin Input Hysteresis	V <sub>HYS,EXTAL</sub>	—	120		mV
7	EXTAL Pin oscillation amplitude (loop controlled Pierce)	V <sub>PP,EXTAL</sub>	—	1		V
8	EXTAL Pin oscillation required amplitude <sup>2</sup>	V <sub>PP,EXTAL</sub>	0.8		1.5	V

Table E-3. OSC electrical characteristics (Junction Temperature From –40°C To +175°C)

<sup>1</sup> These values apply for carefully designed PCB layouts with capacitors that match the crystal/resonator requirements.

<sup>2</sup> Needs to be measured at room temperature on the application board using a probe with very low (<=5pF) input capacitance.

# E.3 Phase Locked Loop

## **E.3.1** Jitter Information

With each transition of the feedback clock, the deviation from the reference clock is measured and the input voltage to the VCO is adjusted accordingly. The adjustment is done continuously with no abrupt changes in the VCOCLK frequency. Noise, voltage, temperature and other factors cause slight variations in the control loop resulting in a clock jitter. This jitter affects the real minimum and maximum clock periods as illustrated in **Figure E-1**.



**Figure E-1. Jitter Definitions** 

The relative deviation of  $t_{nom}$  is at its maximum for one clock period, and decreases towards zero for larger number of clock periods (N).

Defining the jitter as:

Appendix E CPMU Electrical Specifications (VREG, OSC, IRC, PLL)

- <sup>1</sup> % deviation from target frequency
- $f_{\text{REF}} = 1$ MHz,  $f_{\text{BUS}} = 32$ MHz

# I.3 Dynamic Electrical Characteristics

### Table I-3. Dynamic Electrical Characteristics

Charac reflect	teristics noted under conditions $5.5V \le VSUP \le 18 V >$ , -40°C the approximate parameter mean at $T_A = 25$ °C under nominal c	$C \le Tj \le 150^{\circ}$ onditions unles	°C > unless o ss otherwise	therwise not noted.	ed. Typical va	ilues noted
Num	Ratings	Symbol	Min	Тур	Max	Unit
	SIGNAL EDGE RISE AND FAL	L TIMES (CA	NH, CANL)		1	
1	Propagation Loop Delay TXD to RXD (Recessive to Dominant) Slew Rate 6 Slew Rate 5 Slew Rate 4 Slew Rate 2 Slew Rate 1 Slew Rate 0	t <sub>LRD</sub>		146 112 89 83 72 64	(255)	ns
2	Propagation Delay TXD to CAN (Recessive to Dominant) Slew Rate 6 Slew Rate 5 Slew Rate 4 Slew Rate 2 Slew Rate 1 Slew Rate 0	t <sub>TRD</sub>		98 63 43 38 28 23		ns
3	Propagation Delay CAN to RXD (Recessive to Dominant, using slew rate 0)	t <sub>RRD</sub>		42		ns
4	Propagation Loop Delay TXD to RXD (Dominant to Recessive) Slew Rate 6 Slew Rate 5 Slew Rate 4 Slew Rate 2 Slew Rate 1 Slew Rate 0	t <sub>LDR</sub>		366 224 153 139 114 102	(255)	ns
5	Propagation Delay TXD to CAN (Dominant to Recessive) Slew Rate 6 Slew Rate 5 Slew Rate 4 Slew Rate 2 Slew Rate 1 Slew Rate 0	t <sub>TDR</sub>		280 152 90 81 56 46		ns
6	Propagation Delay CAN to RXD (Dominant to Recessive, using slew rate 0)	t <sub>RDR</sub>		56		ns

Global Address	Register Name		Bit 7	6	5	4	3	2	1	Bit 0
0x0264	DDRE	R W	0	0	0	0	0	0	DDRE1	DDRE0
0x0265	Reserved	R W	0	0	0	0	0	0	0	0
0x0266	PERE	R W	0	0	0	0	0	0	PERE1	PERE0
0x0267	Reserved	R W	0	0	0	0	0	0	0	0
0x0268	PPSE	R W	0	0	0	0	0	0	PPSE1	PPSE0
0x0269– 0x027F	Reserved	R W	0	0	0	0	0	0	0	0
0x0280	PTADH	R W	PTADH7	PTADH6	PTADH5	PTADH4	PTADH3	PTADH2	PTADH1	PTADH0
0x0281	PTADL	R W	PTADL7	PTADL6	PTADL5	PTADL4	PTADL3	PTADL2	PTADL1	PTADL0
0x0282	PTIADH	R W	PTIADH7	PTIADH6	PTIADH5	PTIADH4	PTIADH3	PTIADH2	PTIADH1	PTIADH0
0x0283	PTIADL	R W	PTIADL7	PTIADL6	PTIADL5	PTIADL4	PTIADL3	PTIADL2	PTIADL1	PTIADL0
0x0284	DDRADH	R W	DDRADH7	DDRADH6	DDRADH5	DDRADH4	DDRADH3	DDRADH2	DDRADH1	DDRADH0
0x0285	DDRADL	R W	DDRADL7	DDRADL6	DDRADL5	DDRADL4	DDRADL3	DDRADL2	DDRADL1	DDRADL0
0x0286	PERADH	R W	PERADH7	PERADH6	PERADH5	PERADH4	PERADH3	PERADH2	PERADH1	PERADH0
0x0287	PERADL	R W	PERADL7	PERADL6	PERADL5	PERADL4	PERADL3	PERADL2	PERADL1	PERADL0
0x0288	PPSADH	R W	PPSADH7	PPSADH6	PPSADH5	PPSADH4	PPSADH3	PPSADH2	PPSADH1	PPSADH0
0x0289	PPSADL	R W	PPSADL7	PPSADL6	PPSADL5	PPSADL4	PPSADL3	PPSADL2	PPSADL1	PPSADL0

MC9S12ZVC Family Reference Manual, Rev. 2.0