



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	S12Z
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, I <sup>2</sup> C, SCI, SPI
Peripherals	DMA, POR, PWM, WDT
Number of I/O	28
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 40V
Data Converters	A/D 10x10b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/s912zvc64f0mlfr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Chapter 1 Device Overview MC9S12ZVC-Family

# 1.7.21 Interrupt signals — $\overline{IRQ}$ and $\overline{XIRQ}$

 $\overline{\text{IRQ}}$  is a maskable level or falling edge sensitive input.  $\overline{\text{XIRQ}}$  is a non-maskable level-sensitive interrupt.

### **1.7.22** Oscillator and Clock Signals

### 1.7.22.1 4-16MHZ Oscillator Signal — EXTAL and XTAL

EXTAL and XTAL are the crystal driver. On reset, the OSC is not enabled, all the device clocks are derived from the internal reference clock. EXTAL is the oscillator input. XTAL is the oscillator output.

### 1.7.22.2 ECLK

This signal is associated with the output of the divided bus clock (ECLK).

### NOTE

This feature is only intended for debug purposes at room temperature. It must not be used for clocking external devices in an application.

### **1.7.23 BDC and Debug Signals**

### 1.7.23.1 BKGD — Background Debug Signal

The BKGD signal is used as a pseudo-open-drain signal for the background debug communication. The BKGD signal has an internal pull-up device.

### 1.7.23.2 DBGEEV — External Event Input

This signal is the DBG external event input. It is input only. Within the DBG module, it allows an external event to force a state sequencer transition. A falling edge at the external event signal constitutes an event. Rising edges have no effect. The maximum frequency of events is half the internal core bus frequency.

### 1.7.24 CAN0 Signals

### 1.7.24.1 RXCAN0 Signal

This signal is associated with the receive functionality of the scalable controller area network controller (MSCAN0).

### 1.7.24.2 TXCAN0 Signal

This signal is associated with the transmit functionality of the scalable controller area network controller (MSCAN0).

# 1.7.25 CAN Physical Layer Signals(CANPHY0)

# 1.7.25.1 CANH0 — CAN Bus High Pin0

The CANH0 signal either connects directly to CAN bus high line or through an optional external common mode choke.

## 1.7.25.2 CANLO — CAN Bus Low PinO

The CANL0 signal either connects directly to CAN bus low line or through an optional external common mode choke.

### 1.7.25.3 SPLIT0 — CAN Bus Termination Pin0

The SPLIT0 pin can drive a 2.5 V bias for bus termination purpose (CAN bus middle point). Usage of this pin is optional and depends on bus termination strategy for a given bus network.

### 1.7.25.4 CPTXD0

This is the CAN physical layer transmitter input signal.

# 1.7.25.5 CPRXD0

This is the CAN physical layer receiver output signal.

### 1.7.26 BCTL

BCTL is the ballast connection for the on chip voltage regulator. It provides the base current of an external bipolar of the  $V_{DDX}$  and  $V_{DDA}$  supplies.

### 1.7.27 BCTLC

BCTLC provides the base current of an external bipolar that supplies an external or internal CAN physical interface.

### 1.7.28 VDDC

VDDC is the CANPHY supply. This is the output voltage of the external bipolar transistor, whose base current is supplied by BCTLC. It is fed back to the MCU for regulation.

# 1.7.29 High Current Output - EVDD

This is a high current, low voltage drop output intended for supplying external devices in a range of up to 20mA. Configuring the pin direction as output automatically enables the high current capability.

Chapter 1 Device Overview MC9S12ZVC-Family

# 1.9.5 TIM0 and TIM1 IOC Channel Connectivity

Table 1-9 shows a summary of TIM0 and TIM1 channel connections.

IOC Channel	TIM0	TIM1 (fast)
IOC0	SENTTX	PT0
IOC1	SENTTX	PT1
IOC2	ACLK / ADC Trigger	PT2 / ACMP0 output
IOC3	RXD0 / RXD1	PT3 / ACMP1 output
IOC4	PT4	
IOC5	PT5	
IOC6	PT6	
IOC7	PT7	

Table 1-9. TIM0 and TIM1 Connections

### 1.9.6 PWM0 and PWM1 Clock Source Connectivity

The clock for PWM1, PWM Clock, is mapped to device core clock, generated in the CPMU module. (maximum core clock is 64MHz)

The clock for PWM0, PWM Clock, is mapped to device bus clock, generated in the CPMU module. (maximum bus clock is 32MHz)

### **1.9.7 BDC Clock Source Connectivity**

The BDC clock, BDCCLK, is mapped to the IRCCLK generated in the CPMU module.

The BDC clock, BDCFCLK is mapped to the device bus clock, generated in the CPMU module.

### **1.9.8 FTMRZ Connectivity**

The soc\_erase\_all\_req input to the flash module is driven directly by a BDC erase flash request resulting from the BDC ERASE\_FLASH command.

### **1.9.9 CPMU Connectivity**

The API clock generated in the CPMU is not mapped to a device pin in the MC9S12ZVC-Family.

### 4.3.2.1 Mode Register (MODE)

Address: 0x0070



Read: Anytime.

Write: Only if a transition is allowed (see Figure 4-4).

The MODE register determines the operating mode of the MCU.

### **CAUTION**

#### Table 4-4. MODE Field Descriptions

Field	Description
7 MODC	<b>Mode Select Bit</b> — This bit determines the current operating mode of the MCU. Its reset value is captured from the MODC pin at the rising edge of the $\overline{\text{RESET}}$ pin. Figure 4-4 illustrates the only valid mode transition from special single-chip



Figure 4-4. Mode Transition Diagram



Figure 8-30. Influence of TCTRIM[4:0] on the Temperature Coefficient

### NOTE

The frequency is not necessarily linear with the temperature (in most cases it will not be). The above diagram is meant only to give the direction (positive or negative) of the variation of the TC, relative to the nominal TC.

Setting TCTRIM[4:0] at 0x00000 or 0x10000 does not mean that the temperature coefficient will be zero. These two combinations basically switch off the TC compensation module, which results in the nominal TC of the IRC1M.

Chapter 9 Analog-to-Digital Converter (ADC12B\_LBA\_V1)



### 9.2.2 Block Diagram



Field	Description
3 TRIG_EIF	<b>Trigger Error Interrupt Flag</b> — This flag indicates that a trigger error occurred. This flag is set in "Restart" Mode when a conversion sequence got aborted and no Restart Event occurred before the Trigger Event or if the Trigger Event occurred before the Restart Event was finished (conversion command has been loaded). This flag is set in "Trigger" Mode when a Trigger Event occurs before the Restart Event is issued to start conversion of the initial Command Sequence List. In "Trigger" Mode only a Restart Event is required to start conversion of the initial Command Sequence List.
	This flag is set when a Trigger Event occurs before a conversion sequence got finished. This flag is also set if a Trigger occurs while a Trigger Event is just processed - first conversion command of a sequence is beginning to sample (see also Section 9.5.3.2.6, "Conversion flow control in case of conversion sequence control bit overrun
	<ul> <li>Scenarios).</li> <li>This flag is also set if the Trigger Event occurs automatically generated by hardware in "Trigger Mode" due to a Restart Event and simultaneously a Trigger Event is generated via data bus or internal interface.</li> <li>The ADC ceases operation if this error flag is set (issue of type severe).</li> <li>0 No trigger error occurred.</li> <li>1 A trigger error occurred.</li> </ul>
2 RSTAR_EIF	Restart Request Error Interrupt Flag — This flag indicates a flow control issue. It is set when a Restart Request occurs after a Trigger Event and before one of the following conditions was reached: - The "End Of List" command type has been executed
	<ul> <li>Depending on bit STR_SEQA if the "End Of List" command type is about to be executed</li> <li>The current CSL has been aborted or is about to be aborted due to a Sequence Abort Request.</li> <li>The ADC continues operation if this error flag is set.</li> </ul>
	<ul> <li>This flag is not set for Restart Request overrun scenarios (see also Section 9.5.3.2.6, "Conversion flow control in case of conversion sequence control bit overrun scenarios).</li> <li>0 No Restart request error situation occurred.</li> <li>1 Bestart request error situation occurred.</li> </ul>
	1 Restart request error situation occurred.
1 LDOK_EIF	Load OK Error Interrupt Flag — This flag can only be set in "Restart Mode". It indicates that a Restart Request occurred without LDOK. This flag is not set if a Sequence Abort Event is already in process (bit SEQA set) when the Restart Request occurs or a Sequence Abort Request occurs simultaneously with the Restart Request. The LDOK_EIF error flag is also not set in "Restart Mode" if the first Restart Event occurs after:
	<ul> <li>ADC got enabled</li> <li>Exit from Stop Mode</li> <li>ADC Soft-Reset</li> <li>ADC used in CSL single buffer mode</li> </ul>
	The ADC continues operation if this error flag is set. 0 No Load OK error situation occurred. 1 Load OK error situation occurred
	1 Load OK citol situation occurred.

#### Table 9-13. ADCEIF Field Descriptions (continued)

Chapter 9 Analog-to-Digital Converter (ADC12B\_LBA\_V1)

## 9.8.10 Fully Timing Controlled Conversion

As described previously, in "Trigger Mode" a Restart Event automatically causes a trigger. To have full and precise timing control of the beginning of any conversion/sequence the "Restart Mode" is available. In "Restart Mode" a Restart Event does not cause a Trigger automatically; instead, the Trigger must be issued separately and with correct timing, which means the Trigger is not allowed before the Restart Event (conversion command loading) is finished (bit RSTA=1'b0 again). The time required from Trigger until sampling phase starts is given (refer to Section 9.4.2.6, "ADC Conversion Flow Control Register (ADCFLWCTL), Timing considerations) and hence timing is fully controllable by the application. Additionally, if a Trigger occurs before a Restart Event is finished, this causes the TRIG\_EIF flag being set. This allows detection of false flow control sequences.



Figure 9-44. Conversion Flow Control Diagram — Fully Timing Controlled Conversion (with Stop Mode)

Unlike the Stop Mode entry shown in Figure 9-43 and Figure 9-44 it is recommended to issue the Stop Mode at sequence boundaries (when ADC is idle and no conversion/conversion sequence is ongoing).

Any of the Conversion flow control application use cases described above (Continuous, Triggered, or Fully Timing Controlled Conversion) can be used with CSL single buffer mode or with CSL double buffer mode. If using CSL double buffer mode, CSL swapping is performed by issuing a Restart Event with bit LDOK set.

# Chapter 10 Supply Voltage Sensor - (BATSV3)

Rev. No. (Item No.)	Data	Sections Affected	Substantial Change(s)
V01.00	15 Dec 2010	all	Initial Version
V02.00	16 Mar 2011	10.3.2.1 10.4.2.1	<ul> <li>added BVLS[1] to support four voltage level</li> <li>moved BVHS to register bit 6</li> </ul>
V03.00	26 Apr 2011	all	- removed Vsense
V03.10	04 Oct 2011	10.4.2.1 and 10.4.2.2	- removed BSESE

#### Table 10-1. Revision History Table

### **10.1** Introduction

The BATS module provides the functionality to measure the voltage of the chip supply pin VSUP.

### **10.1.1** Features

The VSUP pin can be routed via an internal divider to the internal Analog to Digital Converter. Independent of the routing to the Analog to Digital Converter, it is possible to route this voltage to a comparator to generate a low or a high voltage interrupt to alert the MCU.

### **10.1.2** Modes of Operation

The BATS module behaves as follows in the system power modes:

1. Run mode

The activation of the VSUP Level Sense Enable (BSUSE=1) or ADC connection Enable (BSUAE=1) closes the path from VSUP pin through the resistor chain to ground and enables the associated features if selected.

2. Stop mode

During stop mode operation the path from the VSUP pin through the resistor chain to ground is opened and the low and high voltage sense features are disabled. The content of the configuration register is unchanged. The comparator outputs BVLC and BVHC are forced to zero if the comparator is disabled (configuration bit BSUSE is cleared). If the software disables the comparator during a high or low Voltage condition (BVHC or BVLC active), then an additional interrupt is generated. To avoid this behavior the software must disable the interrupt generation before disabling the comparator.

The BATS interrupt vector is named in Table 10-6. Vector addresses and interrupt priorities are defined at MCU level.

The module internal interrupt sources are combined into one module interrupt signal.

#### Table 10-6. BATS Interrupt Sources

Module Interrupt Source	Module Internal Interrupt Source	Local Enable
BATS Interrupt (BATI)	BATS Voltage Low Condition Interrupt (BVLI)	BVLIE = 1
	BATS Voltage High Condition Interrupt (BVHI)	BVHIE = 1

### **10.4.2.1** BATS Voltage Low Condition Interrupt (BVLI)

To use the Voltage Low Interrupt the Level Sensing must be enabled (BSUSE =1).

If measured when

a)  $V_{LBI1}$  selected with BVLS[1:0] = 0x0

 $V_{\text{measure}} < V_{\text{LBI1} A}$  (falling edge) or  $V_{\text{measure}} < V_{\text{LBI1} D}$  (rising edge)

or when

b)  $V_{LBI2}$  selected with BVLS[1:0] = 0x1 at pin VSUP  $V_{measure} < V_{LBI2}$  A (falling edge) or  $V_{measure} < V_{LBI2}$  D (rising edge)

or when

c) V<sub>LBI3</sub> selected with BVLS[1:0] = 0x2 V<sub>measure</sub> < V<sub>LBI3\_A</sub> (falling edge) or V<sub>measure</sub> < V<sub>LBI3\_D</sub> (rising edge)

or when

d) V<sub>LBI4</sub> selected with BVLS[1:0] = 0x3
 V<sub>measure</sub> < V<sub>LBI4\_A</sub> (falling edge) or V<sub>measure</sub> < V<sub>LBI4\_D</sub> (rising edge)

then BVLC is set. BVLC status bit indicates that a low voltage at pin VSUP is present. The Low Voltage Interrupt flag (BVLIF) is set to 1 when the Voltage Low Condition (BVLC) changes state . The Interrupt flag BVLIF can only be cleared by writing a 1. If the interrupt is enabled by bit BVLIE the module requests an interrupt to MCU (BATI).

### **10.4.2.2** BATS Voltage High Condition Interrupt (BVHI)

To use the Voltage High Interrupt the Level Sensing must be enabled (BSUSE=1).

#### Chapter 12 Timer Module (TIM16B4CV3) Block Description

PR2	PR1	PR0	Timer Clock
0	0	0	Core Clock / 1
0	0	1	Core Clock / 2
0	1	0	Core Clock / 4
0	1	1	Core Clock / 8
1	0	0	Core Clock / 16
1	0	1	Core Clock / 32
1	1	0	Core Clock / 64
1	1	1	Core Clock / 128

Table	12-12.	Timer	Clock	Selection

### NOTE

The newly selected prescale factor will not take effect until the next synchronized edge where all prescale counter stages equal zero.

### 12.3.2.10 Main Timer Interrupt Flag 1 (TFLG1)

Module Base + 0x000E

	7	6	5	4	3	2	1	0
R W	RESERVED	RESERVED	RESERVED	RESERVED	C3F	C2F	C1F	C0F
Reset	0	0	0	0	0	0	0	0

Т

Figure 12-16. Main Timer Interrupt Flag 1 (TFLG1)

### Read: Anytime

Write: Used in the clearing mechanism (set bits cause corresponding bits to be cleared). Writing a zero will not affect current status of the bit.

### Table 12-13. TRLG1 Field Descriptions

Note: Writing to unavailable bits has no effect. Reading from unavailable bits return a zero.

Field	Description
3:0 C[3:0]F	<b>Input Capture/Output Compare Channel "x" Flag</b> — These flags are set when an input capture or output compare event occurs. Clearing requires writing a one to the corresponding flag bit while TEN is set to one.
	<b>Note:</b> When TFFCA bit in TSCR register is set, a read from an input capture or a write into an output compare channel (0x0010–0x001F) will cause the corresponding channel flag CxF to be cleared.

#### Chapter 14 Serial Communication Interface (S12SCIV6)

The transmitting device can address messages to selected receivers by including addressing information in the initial frame or frames of each message.

The WAKE bit in SCI control register 1 (SCICR1) determines how the SCI is brought out of the standby state to process an incoming message. The WAKE bit enables either idle line wakeup or address mark wakeup.

### 14.4.6.6.1 Idle Input line Wakeup (WAKE = 0)

In this wakeup method, an idle condition on the RXD pin clears the RWU bit and wakes up the SCI. The initial frame or frames of every message contain addressing information. All receivers evaluate the addressing information, and receivers for which the message is addressed process the frames that follow. Any receiver for which a message is not addressed can set its RWU bit and return to the standby state. The RWU bit remains set and the receiver remains on standby until another idle character appears on the RXD pin.

Idle line wakeup requires that messages be separated by at least one idle character and that no message contains idle characters.

The idle character that wakes a receiver does not set the receiver idle bit, IDLE, or the receive data register full flag, RDRF.

The idle line type bit, ILT, determines whether the receiver begins counting logic 1s as idle character bits after the start bit or after the stop bit. ILT is in SCI control register 1 (SCICR1).

### 14.4.6.6.2 Address Mark Wakeup (WAKE = 1)

In this wakeup method, a logic 1 in the most significant bit (MSB) position of a frame clears the RWU bit and wakes up the SCI. The logic 1 in the MSB position marks a frame as an address frame that contains addressing information. All receivers evaluate the addressing information, and the receivers for which the message is addressed process the frames that follow. Any receiver for which a message is not addressed can set its RWU bit and return to the standby state. The RWU bit remains set and the receiver remains on standby until another address frame appears on the RXD pin.

The logic 1 MSB of an address frame clears the receiver's RWU bit before the stop bit is received and sets the RDRF flag.

Address mark wakeup allows messages to contain idle characters but requires that the MSB be reserved for use in address frames.

### NOTE

With the WAKE bit clear, setting the RWU bit after the RXD pin has been idle can cause the receiver to wake up immediately.

### 14.4.7 Single-Wire Operation

Normally, the SCI uses two pins for transmitting and receiving. In single-wire operation, the RXD pin is disconnected from the SCI. The SCI uses the TXD pin for both receiving and transmitting.

### 15.3.2.5 SPI Data Register (SPIDR = SPIDRH:SPIDRL)

Module Base +0x0004

	7	6	5	4	3	2	1	0
R	R15	R14	R13	R12	R11	R10	R9	R8
W	T15	T14	T13	T12	T11	T10	Т9	Т8
Reset	0	0	0	0	0	0	0	0

Figure 15-7. SPI Data Register High (SPIDRH)

Module Base +0x0005

	7	6	5	4	3	2	1	0	
R	R7	R6	R5	R4	R3	R2	R1	R0	
W	Τ7	Т6	Т5	T4	Т3	T2	T1	T0	
Reset	0	0	0	0	0	0	0	0	

Figure 15-8. SPI Data Register Low (SPIDRL)

Read: Anytime; read data only valid when SPIF is set

#### Write: Anytime

The SPI data register is both the input and output register for SPI data. A write to this register allows data to be queued and transmitted. For an SPI configured as a master, queued data is transmitted immediately after the previous transmission has completed. The SPI transmitter empty flag SPTEF in the SPISR register indicates when the SPI data register is ready to accept new data.

Received data in the SPIDR is valid when SPIF is set.

If SPIF is cleared and data has been received, the received data is transferred from the receive shift register to the SPIDR and SPIF is set.

If SPIF is set and not serviced, and a second data value has been received, the second received data is kept as valid data in the receive shift register until the start of another transmission. The data in the SPIDR does not change.

If SPIF is set and valid data is in the receive shift register, and SPIF is serviced before the start of a third transmission, the data in the receive shift register is transferred into the SPIDR and SPIF remains set (see Figure 15-9).

If SPIF is set and valid data is in the receive shift register, and SPIF is serviced after the start of a third transmission, the data in the receive shift register has become invalid and is not transferred into the SPIDR (see Figure 15-10).

#### Chapter 17 CAN Physical Layer (S12CANPHYV3)

### 17.4.2.2 CAN Physical Layer Control Register (CPCR)



Figure 17-3. CAN Physical Layer Control Register (CPCR)

<sup>1</sup> Read: Anytime

Write: Anytime except CPE which is set once

#### Table 17-5. CPCR Register Field Descriptions

Field	Description
7 CPE	CAN Physical Layer Enable Set once. If set to 1, the CAN Physical Layer exits shutdown mode and enters normal mode.
	0 CAN Physical Layer is disabled (shutdown mode) 1 CAN Physical Layer is enabled
6 SPE	<b>Split Enable</b> If set to 1, the CAN Physical Layer SPLIT pin drives a 2.5 V bias in normal and listen-only mode.
	0 SPLIT pin is high-impedance 1 SPLIT pin drives a 2.5 V bias
5-4 WUPE1-0	Wake-Up Receiver Enable and Filter Select If WUPE[1:0]≠0, the CAN Physical Layer wake-up receiver is enabled when not in shutdown mode. To save additional power, these bits should be set to 00, if the CAN bus is not used to wake up the device. For robustness against false wake-up an optional pulse filter can be enabled.
	00 Wake-up receiver is disabled 10 Wake-up receiver is enabled, no filtering 01 Wake-up receiver is enabled, first wake-up event is masked 11 Wake-up receiver is enabled, first two wake-up events are masked
2-0 SLR2-0	Slew Rate The slew rate controls recessive to dominant and dominant to recessive transitions. This affects the delay time from CPTXD to the bus and from the bus to CPRXD. The loop time is thus affected by the slew rate selection. Six slew rates are available:
	000 CAN Physical Layer slew rate 0 001 CAN Physical Layer slew rate 1 010 CAN Physical Layer slew rate 2 011 Reserved 100 CAN Physical Layer slew rate 4 101 CAN Physical Layer slew rate 5 110 CAN Physical Layer slew rate 6 111 Reserved

TSEG22	TSEG21	TSEG20	Time Segment 2
0	0	0	1 Tq clock cycle <sup>1</sup>
0	0	1	2 Tq clock cycles
:	:	:	:
1	1	0	7 Tq clock cycles
1	1	1	8 Tq clock cycles

Table 18-8. Time Segment 2 Values

This setting is not valid. Please refer to Table 18-36 for valid settings.

1

Table 18-9. Time Segment 1 Values

TSEG13	TSEG12	TSEG11	TSEG10	Time segment 1
0	0	0	0	1 Tq clock cycle <sup>1</sup>
0	0	0	1	2 Tq clock cycles <sup>1</sup>
0	0	1	0	3 Tq clock cycles <sup>1</sup>
0	0	1	1	4 Tq clock cycles
:	:	:	:	:
1	1	1	0	15 Tq clock cycles
1	1	1	1	16 Tq clock cycles

<sup>1</sup> This setting is not valid. Please refer to Table 18-36 for valid settings.

The bit time is determined by the oscillator frequency, the baud rate prescaler, and the number of time quanta (Tq) clock cycles per bit (as shown in Table 18-8 and Table 18-9).

Eqn. 18-1

Bit Time=  $\frac{(Prescaler value)}{f_{CANCLK}} \bullet (1 + TimeSegment1 + TimeSegment2)$ 

### 18.3.2.5 MSCAN Receiver Flag Register (CANRFLG)

A flag can be cleared only by software (writing a 1 to the corresponding bit position) when the condition which caused the setting is no longer valid. Every flag has an associated interrupt enable bit in the CANRIER register.

Access: User read/write1 Module Base + 0x0004 5 0 7 6 4 3 2 1 RSTAT1 RSTAT0 TSTAT1 TSTAT0 R WUPIF CSCIF **OVRIF** RXF W 0 0 0 0 Reset: 0 0 0 0 = Unimplemented

Figure 18-8. MSCAN Receiver Flag Register (CANRFLG)

MC9S12ZVC Family Reference Manual, Rev. 2.0

### 18.4.5.5 MSCAN Sleep Mode

The CPU can request the MSCAN to enter this low power mode by asserting the SLPRQ bit in the CANCTL0 register. The time when the MSCAN enters sleep mode depends on a fixed synchronization delay and its current activity:

- If there are one or more message buffers scheduled for transmission (TXEx = 0), the MSCAN will continue to transmit until all transmit message buffers are empty (TXEx = 1, transmitted successfully or aborted) and then goes into sleep mode.
- If the MSCAN is receiving, it continues to receive and goes into sleep mode as soon as the CAN bus next becomes idle.
- If the MSCAN is neither transmitting nor receiving, it immediately goes into sleep mode.



Figure 18-46. Sleep Request / Acknowledge Cycle

### NOTE

The application software must avoid setting up a transmission (by clearing one or more TXEx flag(s)) and immediately request sleep mode (by setting SLPRQ). Whether the MSCAN starts transmitting or goes into sleep mode directly depends on the exact sequence of operations.

If sleep mode is active, the SLPRQ and SLPAK bits are set (Figure 18-46). The application software must use SLPAK as a handshake indication for the request (SLPRQ) to go into sleep mode.

When in sleep mode (SLPRQ = 1 and SLPAK = 1), the MSCAN stops its internal clocks. However, clocks that allow register accesses from the CPU side continue to run.

If the MSCAN is in bus-off state, it stops counting the 128 occurrences of 11 consecutive recessive bits due to the stopped clocks. TXCAN remains in a recessive state. If RXF = 1, the message can be read and RXF can be cleared. Shifting a new message into the foreground buffer of the receiver FIFO (RxFG) does not take place while in sleep mode.

It is possible to access the transmit buffers and to clear the associated TXE flags. No message abort takes place while in sleep mode.

Chapter 21 SENT Transmitter Module (SENTTXV1)

### 21.8.4.2 Single-buffered Transmission without Pause Pulse

This option offers the most up-to-date transmit data. The disadvantage for software is that the preparation of the transmit data has to occur in much less time (less than the length of the calibration pulse, meaning less than 56 unit-time ticks) compared to the double-buffered transmission option.

The software uses the Transmission Complete interrupt (TC) to prepare new data for the next transmission. An example for this case is provided in Figure 21-4 below.



Figure 21-4. Transmission Complete driven SENT transfer without Pause Pulse

### 21.8.4.3 Double-buffered Transmission with Pause Pulse

This option is similar to the double-buffered transmission without pause-pulse (for details please refer to Section 21.8.4.1, "Double-buffered Transmission without Pause Pulse). The only difference is that due to the pause pulse the message periods become longer offering even more time for the software to prepare new data.

The software uses the Transmit Buffer Empty interrupt (TBE) to prepare new data for the next transmission. An example for this case is provided in Figure 21-5 below.



Figure 21-5. Transmit-Buffer Empty driven SENT transfer with Pause Pulse

#### Appendix A MCU Electrical Specifications

- <sup>3</sup> Maximum leakage current occurs at maximum operating temperature. Current decreases by approximately one-half for each 8°°C to 12°°C in the temperature range from 50°C to 125°C.
- <sup>4</sup> For sake of ADC conversion accuracy, the application should avoid to inject any current into pins PAD3/VREFH. Refer to Section A.1.3, "Current Injection" for more details.

This following tables describe the timing characteristics of I/O pins.

Table A-9. Pin Timing Characteristics (Junction Temperature From -40°C To +175°C)

Condi	tions are 4.5 V < $V_{DDX}$ < 5.5 V unless otherwise noted. I/O	Characteristics	s for all GPIO p	oins (defined in	A.1.2.1/A-698	).
Num	Rating	Symbol	Min	Тур	Max	Unit
1	Port P, S, AD, L interrupt input pulse filtered <sup>1</sup>	t <sub>P_MASK</sub>			3	μs
2	Port P, S, AD, L interrupt input pulse passed <sup>1</sup>	t <sub>P_PASS</sub>	10	—	—	μs
3	Port P, S, AD, L interrupt input pulse filtered in number of bus clock cycles of period $1/f_{bus}$	n <sub>P_MASK</sub>			3	
4	Port P, S, AD, L interrupt input pulse passed in number of bus clock cycles of period $1/f_{bus}$	n <sub>P_PASS</sub>	4		_	
5	$\overline{IRQ}$ pulse width, edge-sensitive mode in number of bus clock cycles of period $1/f_{bus}$	n <sub>IRQ</sub>	1		_	
6	RESET pin input pulse filtered	R <sub>P_MASK</sub>	—	_	12	ns
7	RESET pin input pulse passed	R <sub>P_PASS</sub>	22	—	—	ns

<sup>1</sup> Parameter only applies in stop or pseudo stop mode.

### A.1.9 Supply Currents

This section describes the current consumption characteristics of the device as well as the conditions for the measurements.

### A.1.9.1 Measurement Conditions

Current is measured on VSUP. VDDX is connected to VDDA. It does not include the current to drive external loads. Unless otherwise noted the currents are measured in special single chip mode and the CPU code is executed from RAM. For Run and Wait current measurements PLL is on and the reference clock is the IRC1M trimmed to 1MHz. For the junction temperature range from -40°C to +150°C the bus frequency is 32MHz. Table A-10, Table A-11 and Table A-12 show the configuration of the CPMU module and the peripherals for Run, Wait and Stop current measurement.

CPMU REGISTER	Bit settings/Conditions
CPMUCLKS	PLLSEL=0, PSTP=1, CSAD=0, PRE=PCE=RTIOSCSEL=1 COPOSCSEL[1:0]=01

#### Table A-10. CPMU Configuration for Pseudo Stop Current Measurement

Appendix E CPMU Electrical Specifications (VREG, OSC, IRC, PLL)

$$J(N) = \max\left(\left|1 - \frac{t_{max}(N)}{N \cdot t_{nom}}\right|, \left|1 - \frac{t_{min}(N)}{N \cdot t_{nom}}\right|\right)$$

The following equation is a good fit for the maximum jitter:

$$J(N) = \frac{j_1}{\sqrt{N(POSTDIV + 1)}}$$



Figure E-2. Maximum Bus Clock Jitter Approximation (N = Number of Bus Cycles)

NOTE

Peripheral module prescalers eliminate the effect of jitter to a large extent.

Table E-4. PLL Characteristics (Junction Temperature From -40°C To +175°C)

Conditions are 4.5 V $<$ V <sub>DDX</sub> $<$ 5.5 V unless otherwise noted							
Num	Rating	Symbol	Min	Тур	Max	Unit	
1	VCO frequency during system reset	f <sub>VCORST</sub>	8		32	MHz	
2	VCO locking range	f <sub>VCO</sub>	32	_	64	MHz	
3	Reference Clock	f <sub>REF</sub>	1	_	_	MHz	
4	Lock Detection	$ \Delta_{Lock} $	0	_	1.5	% <sup>1</sup>	
5	Un-Lock Detection Threshold	$ \Delta_{unl} $	0.5		2.5	% <sup>1</sup>	
7	Time to lock	t <sub>lock</sub>	_	_	150 + 256/f <sub>REF</sub>	μs	
8	Jitter fit parameter $1^2 40^{\circ}C < T_J < 150^{\circ}C$	j <sub>1</sub>		_	2	%	
9a	PLL Clock Monitor Failure assert frequency	f <sub>PMFA</sub>	0.45	1.1	1.6	MHz	

# N.4 0x0100-0x017F S12ZDBG (continued)

Address	Name		Bit 7	6	5	4	3	2	1	Bit 0	
0v0103	Decerved	R	0	0	0	0	0	0	0	0	
0x0103	Reserveu	W									
0.0104	D 1	R	0	0	0	0	0	0	0	0	
0x0104	0x0104 Reserved	W									
		R	0	0	0	0	0	0	0	0	
0x0105	0x0105 Reserved	W	0	·				0			
	x0106 Reserved		νΓ	0	0	0	0	0	0	0	0
0x0106		W	0	0	0	0	0	0	0	0	
		- " L - 5 [			0	0					
0x0107	DBGSCR1	K W	C3SC1	C3SC0	0	0	C1SC1	C1SC0	C0SC1	C0SC0	
		w									
0x0108	DBGSCR2	R	C3SC1	C3SC0	0	0	C1SC1	C1SC0	C0SC1	C0SC0	
		W									
0x0100	DBGSCB3	R	C38C1	C3SC0	0	0	C1SC1	C1SC0	C0SC1	COSCO	
0,010)	DDUSCKJ	W	03501	03500			CIBCI	01500	00501	00500	
0.0104	DDCCCD	R	0	TRIGF	0	EEVF	ME3	0	ME1	ME0	
0x010A	DBGEFK	W									
		R	0	0	0	0	0	SSF2	SSF1	SSF0	
0x010B	DBGSR	W		-							
0x010C		ъ	0	0	0	0	0	0	0	0	
0x010C- 0x010F	Reserved	W	0	0	0	0	0	0	0	0	
		- L - D	0			0					
0x0110	DBGACTL	K W	0	NDB	INST	0	RW	RWE	reserved	COMPE	
		٧V									
0x0111-		-							1	1	
0X0114	Reserved	R	0	0	0	0	0	0	0	0	
	Reserved	R W	0	0	0	0	0	0	0	0	
0x0115	Reserved	R W R	0	0	0	0 DBGAA	0	0	0	0	
0x0115	Reserved DBGAAH	R W R W	0	0	0	0 DBGAA	0 \[23:16]	0	0	0	
0x0115	Reserved DBGAAH	R W R W R	0	0	0	0 DBGAA	0 [23:16]	0	0	0	
0x0115 0x0116	Reserved DBGAAH DBGAAM	R W R W R W	0	0	0	0 DBGAA DBGAA	0 [23:16] [4[15:8]	0	0	0	
0x0115 0x0116	Reserved DBGAAH DBGAAM	R W W W R W R	0	0	0	0 DBGAA DBGAA	0 [23:16] [4[15:8]	0	0	0	
0x0115 0x0116 0x0117	Reserved DBGAAH DBGAAM DBGAAL	R W W W R W R W	0	0	0	0 DBGAA DBGA DBGA	0 A[23:16] A[15:8] A[7:0]	0	0	0	
0x0115 0x0116 0x0117	Reserved DBGAAH DBGAAM DBGAAL	R W W W R W W R W	0	0	0	0 DBGAA DBGAA DBGA	0 [23:16] A[15:8] A[7:0]	0	0	0	
0x0115 0x0116 0x0117 0x0118	Reserved DBGAAH DBGAAM DBGAAL DBGAD0	R W W R W R W R W	0	0	0	0 DBGAA DBGA DBGA	0 A[23:16] A[15:8] A[7:0] 27	26	25	0	
0x0115 0x0116 0x0117 0x0118	Reserved DBGAAH DBGAAM DBGAAL DBGAD0	R W W R W R W R W	0	0	0	0 DBGAA DBGA DBGA 28	0 A[23:16] A[15:8] A[7:0] 27	0	25	0	
0x0115 0x0116 0x0117 0x0118 0x0119	Reserved DBGAAH DBGAAM DBGAAL DBGAD0 DBGAD1	$ \begin{array}{c} R \\ W \\ W \\ \end{array} \\  \left[ \begin{array}{c} R \\ W \\ \end{array} \right] \\  \left[ \begin{array}{c} R \\ W \\ W \\ \end{array} \right] \\  \left[ \begin{array}{c} R \\ W \\ \end{array} \right] \\  \left[ \begin{array}{c} R \\ W \\ \end{array} \right] \\  \left[ \begin{array}{c} R \\ W \\ \end{array} \right] \\  \left[ \begin{array}{c} R \\ W \\ \end{array} \right] \\  \left[ \begin{array}{c} R \\ W \\ \end{array} \right] \\ \\ \left[ \begin{array}{c} R \\ W \\ \end{array} \right] \\ \\ \left[ \begin{array}{c} R \\ W \\ \end{array} \right] \\ \\ \left[ \begin{array}{c} R \\ W \\ \end{array} \right] \\ \\ \left[ \begin{array}{c} R \\ W \\ \end{array} \right] \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $	0 Bit 31 Bit 23	0 30 22	0 29 21	0 DBGAA DBGA DBGA 28 20	0 [23:16] [A[15:8] [A[7:0] [27] [19]	0 26 18	0 25 17	0 Bit 24 Bit 16	
0x0115 0x0116 0x0117 0x0118 0x0119	Reserved DBGAAH DBGAAM DBGAAL DBGAD0 DBGAD1	$ \begin{array}{c} R \\ W \\ R \\ W \\ \end{array} $ $ \begin{array}{c} R \\ W \\ R \\ W \\ \end{array} $ $ \begin{array}{c} R \\ W \\ R \\ W \\ \end{array} $ $ \begin{array}{c} R \\ W \\ R \\ W \\ \end{array} $	0 Bit 31 Bit 23	0 30 22	0 29 21	0 DBGAA DBGA 28 20	0 A[23:16] A[15:8] A[7:0] 27 19	0 26 18	0 25 17	0 Bit 24 Bit 16	
0x0115 0x0116 0x0117 0x0118 0x0119 0x011A	Reserved DBGAAH DBGAAM DBGAAL DBGAD0 DBGAD1 DBGAD2	$ \begin{array}{c} R \\ W \\ W \\ \end{array} \\                        $	0 Bit 31 Bit 23 Bit 15	0 30 22 14	0 29 21 13	0 DBGAA DBGA DBGA 28 20 12	0 [23:16] [A[15:8] [A[7:0] [27] [19] [11]	0 26 18 10	0 25 17 9	0 Bit 24 Bit 16 Bit 8	
0x0115 0x0116 0x0117 0x0118 0x0119 0x011A	Reserved DBGAAH DBGAAM DBGAAL DBGAD0 DBGAD1 DBGAD2	$ \begin{array}{c} R \\ W \\ \\ \\ W \\ \\ \\ \\ \\ W \\$	0 Bit 31 Bit 23 Bit 15	0 30 22 14	0 29 21 13	0 DBGAA DBGA 28 20 12	0 A[23:16] A[15:8] A[7:0] 27 19 11	0 26 18 10	0 25 17 9	0 Bit 24 Bit 16 Bit 8	
0x0115 0x0116 0x0117 0x0118 0x0119 0x011A 0x011B	Reserved DBGAAH DBGAAM DBGAAL DBGAD0 DBGAD1 DBGAD2 DBGAD3	$ \begin{array}{c} R \\ W \\ W \\ \end{array} \\                        $	0 Bit 31 Bit 23 Bit 15 Bit 7	0 30 22 14	0 29 21 13 5	0 DBGAA DBGA 28 20 12 4	0 [23:16] A[15:8] A[7:0] 27 19 11 3	0 26 18 10 2	0 25 17 9	0 Bit 24 Bit 16 Bit 8 Bit 0	

MC9S12ZVC Family Reference Manual, Rev. 2.0