

Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Product Status	Obsolete
Core Processor	PowerPC e300c3
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	400MHz
Co-Processors/DSP	Communications; QUICC Engine
RAM Controllers	DDR2
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (3)
SATA	-
USB	USB 2.0 (1)
Voltage - I/O	1.8V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	489-LFBGA
Supplier Device Package	489-PBGA (19x19)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/ppc8309vmagdca

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1 Overview

The MPC8309 incorporates the e300c3 (MPC 6 03e-based) core built on Power Architecture® technology, which includes 16 KB of each L1 instruction and data caches, dual integer units, and on-chip memory management units (MMUs). The MPC8309 also includes a 32-bit PCI controller, two DMA engines and a 16/32-bit DDR2 memory controller with 8-bit ECC.

A new communications complex based on QUICC Engine technology forms the heart of the networking capability of the MPC8309. The QUICC Engine block contains several peripheral controllers and a 32-bit RISC controller. Protocol support is provided by the main workhorses of the device—the unified communication controllers (UCCs). A block diagram of the MPC8309 is shown in the following figure.



Figure 1. MPC8309 block diagram

Each of the five UCCs can support a variety of communication protocols such as 10/100 Mbps MII/RMII Ethernet, HDLC and TDM.

In summary, the MPC8309 provides users with a highly integrated, fully programmable communications processor. This helps to ensure that a low-cost system solution can be quickly developed and offers flexibility to accommodate new standards and evolving system requirements.

2.1.3 Output driver characteristics

The following table provides information on the characteristics of the output driver strengths.

Table 3. Output	drive capability
-----------------	------------------

Driver Type	Output Impedance (Ω)	Supply Voltage (V)
Local bus interface utilities signals	42	OV _{DD} = 3.3
PCI Signal	25	
DDR2 signal	18	GV _{DD} = 1.8
DUART, system control, I2C, SPI, JTAG	42	OV _{DD} = 3.3
GPIO signals	42	OV _{DD} = 3.3

2.1.4 Input capacitance specification

The following table describes the input capacitance for the SYS_CLK_IN pin in the MPC8309.

Table 4.	Input	capacitance s	specification
10010 11		oupaonanoo c	poonioanon

Parameter/Condition	Symbol	Min	Max	Unit	Note
Input capacitance for all pins except SYS_CLK_IN and QE_CLK_IN	CI	6	8	pF	—
Input capacitance for SYS_CLK_IN and QE_CLK_IN	C _{ICLK_IN}	10	—	pF	1

Note:

1. The external clock generator should be able to drive 10 pF.

2.2 Power sequencing

The device does not require the core supply voltage (V_{DD}) and I/O supply voltages $(GV_{DD} \text{ and } OV_{DD})$ to be applied in any particular order. Note that during power ramp-up, before the power supplies are stable and if the I/O voltages are supplied before the core voltage, there might be a period of time that all input and output pins are actively driven and cause contention and excessive current. In order to avoid actively driving the I/O pins and to eliminate excessive current draw, apply the core voltage (V_{DD}) before the I/O voltage $(GV_{DD} \text{ and } OV_{DD})$ and assert PORESET before the power supplies fully ramp up. In the case where the core voltage is applied first, the core voltage supply must rise to 90% of its nominal value before the I/O supplies reach 0.7 V; see Figure 3. Once both the power supplies (I/O voltage and core voltage) are stable, wait for a minimum of 32 clock cycles before negating PORESET.

NOTE

There is no specific power down sequence requirement for the device. I/O voltage supplies (GV_{DD} and OV_{DD}) do not have any ordering requirements with respect to one another.

Clock input timing

The following table shows the estimated typical I/O power dissipation for the device.

Table 6. Typical I/O power dissipatio	n	
		-

Interface	Parameter	GV _{DD} (1.8 V)	OV _{DD} (3.3 V)	Unit	Comments
DDR I/O 65% utilization 1.8 V R _s = 20 Ω R _t = 50 Ω 1 pair of clocks	266 MHz, 1 × 16 bits	0.149	_	W	_
Local bus I/O load = 25 pF 1 pair of clocks	66 MHz, 26 bits				
QUICC Engine block and other I/Os	TDM serial, HDLC/TRAN serial, DUART, MII, RMII, Ethernet management, USB, PCI, SPI, Timer output, FlexCAN, eSDHC	—	0.415	W	1

Note:

1. Typical I/O power is based on a nominal voltage of V_{DD} = 3.3V, ambient temperature, and the core running a Dhrystone benchmark application. The measurements were taken on the evaluation board using WC process silicon.

4 Clock input timing

This section provides the clock input DC and AC electrical characteristics for the MPC8309.

NOTE

The rise/fall time on QUICC Engine input pins should not exceed 5 ns. This should be enforced especially on clock signals. Rise time refers to signal transitions from 10% to 90% of OV_{DD} ; fall time refers to transitions from 90% to 10% of OV_{DD} .

4.1 DC electrical characteristics

The following table provides the clock input (SYS_CLK_IN/PCI_SYNC_IN) DC specifications for the MPC8309. These specifications are also applicable for QE_CLK_IN.

Parameter	Condition	Symbol	Min	Мах	Unit
Input high voltage	—	V _{IH}	2.4	OV _{DD} + 0.3	V
Input low voltage	—	V _{IL}	-0.3	0.4	V
SYS_CLK_IN input current	$0 V \le V_{IN} \le OV_{DD}$	I _{IN}	—	±5	μA
SYS_CLK_IN input current	$\begin{array}{c} 0 \ V \leq V_{IN} \leq 0.5 \ V \ or \\ OV_{DD} - 0.5 \ V \leq V_{IN} \leq OV_{DD} \end{array}$	I _{IN}	—	±5	μA
SYS_CLK_IN input current	$0.5~V \leq V_{IN} \leq OV_{DD} - 0.5~V$	I _{IN}	—	±50	μA

Table 7. SYS_CLK_IN DC electrical characteristics

DDR2 SDRAM

Table 15. DDR2 SDRAM input AC timing specifications

At recommended operating conditions with GV_{DD} of 1.8V \pm 100mV.

Parameter	Symbol	Min	Мах	Unit	Note
Controller skew for MDQS—MDQ/MDM	t _{CISKEW}			ps	1, 2
266 MHz		-750	750		

Notes:

1. t_{CISKEW} represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that is captured with MDQS[n]. This should be subtracted from the total timing budget.

 The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called t_{DISKEW}. This can be determined by the equation: t_{DISKEW} = ±(T/4 – abs(t_{CISKEW})) where T is the clock period and abs(t_{CISKEW}) is the absolute value of t_{CISKEW}.

The following figure shows the input timing diagram for the DDR controller.



Figure 4. DDR input timing diagram

6.2.2 DDR2 SDRAM output AC timing specifications

The following table provides the output AC timing specifications for the DDR2 SDRAM interfaces.

Table 16. DDR2 SDRAM output AC timing specifications

At recommended operating conditions with GV_{DD} of 1.8V \pm 100mV.

Parameter	Symbol ¹	Min	Max	Unit	Note
MCK cycle time, (MCK/MCK crossing)	t _{MCK}	5.988	8	ns	2
ADDR/CMD output setup with respect to MCK 333 MHz 266 MHz	^t DDKHAS	2.4 2.5	_	ns	3
ADDR/CMD output hold with respect to MCK 333 MHz 266 MHz	^t DDKHAX	2.4 2.5	_	ns	3

DDR2 SDRAM

The following figure shows the DDR SDRAM output timing for the MCK to MDQS skew measurement (t_{DDKHMH}) .



Figure 5. Timing diagram for t_{DDKHMH}

The following figure shows the DDR2 SDRAM output timing diagram.



Figure 6. DDR2 SDRAM output timing diagram

Enhanced local bus

The following figure provides the AC test load for the local bus.



Figure 7. Enhanced local bus ac test load

The following figures show the local bus signals. These figures have been given indicate timing parameters only and do not reflect actual functional operation of interface.



Ethernet and MII management

The following figure shows the RMII transmit AC timing diagram.



Figure 15. RMII transmit AC timing diagram

8.2.2.2 RMII receive AC timing specifications

The following table provides the RMII receive AC timing specifications.

Table 23. RMII receive AC timing specifications

At recommended operating conditions with OV_{DD} of 3.3 V ± 300mV.

Parameter/Condition	Symbol ¹	Min	Typical	Max	Unit
REF_CLK clock period	t _{RMX}	_	20	_	ns
REF_CLK duty cycle	t _{RMXH} /t _{RMX}	35		65	%
RXD[1:0], CRS_DV, RX_ER setup time to REF_CLK	t _{RMRDVKH}	4.0	_	_	ns
RXD[1:0], CRS_DV, RX_ER hold time to REF_CLK	t _{RMRDXKH}	2.0	_	_	ns
REF_CLK clock rise VIL(min) to VIH(max)	t _{RMXR}	1.0	_	4.0	ns
REF_CLK clock fall time $V_{IH}(max)$ to $V_{IL}(min)$	t _{RMXF}	1.0	_	4.0	ns

Note:

1. The symbols used for timing specifications follow the pattern of t_{(first three letters of functional block)(signal)(state)} for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{RMRDVKH} symbolizes RMII receive timing (RMR) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{RMX} clock reference (K) going to the high (H) state or setup time. Also, t_{RMRDXKL} symbolizes RMII receive timing (RMR) with respect to the tinvalid (X) relative to the t_{RMX} clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t_{RMX} represents the RMII (RM) reference (X) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

Table 31. PCI AC timing specifications at 66 MHz

Parameter	Symbol ¹	Min	Max	Unit	Notes
Clock to output valid	^t PCKHOV	_	6.0	ns	2
Output hold from clock	t _{PCKHOX}	1	—	ns	2
Clock to output high impedance	t _{PCKHOZ}	_	14	ns	2,
Input setup to clock	t _{PCIVKH}	3.0	_	ns	2, 4
Input hold from clock	t _{PCIXKH}	0	_	ns	2,

Notes:

The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{PCIVKH} symbolizes PCI timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the PCI_SYNC_IN clock, t_{SYS}, reference (K) going to the high (H) state or setup time. Also, t_{PCRHFV} symbolizes PCI timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.
</sub>

2. See the timing measurement conditions in the PCI 2.3 Local Bus Specifications.

3. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

4. Input timings are measured at the pin.

Table 32. PCI AC timing specifications at 33 MHz

Parameter	Symbol ¹	Min	Max	Unit	Notes
Clock to output valid	^t PCKHOV	_	11	ns	2
Output hold from clock	t _{PCKHOX}	2	—	ns	2
Clock to output high impedance	t _{PCKHOZ}	_	14	ns	2,
Input setup to clock	t _{PCIVKH}	3.0	_	ns	2, 4
Input hold from clock	t _{PCIXKH}	0	—	ns	2,

Notes:

The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{PCIVKH} symbolizes PCI timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the PCI_SYNC_IN clock, t_{SYS}, reference (K) going to the high (H) state or setup time. Also, t_{PCRHFV} symbolizes PCI timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.
</sub>

2. See the timing measurement conditions in the PCI 2.3 Local Bus Specifications.

3. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

4. Input timings are measured at the pin.

Figure 23 provides the AC test load for PCI.



Figure 23. PCI AC test load

3

15 FlexCAN

This section describes the DC and AC electrical specifications for the FlexCAN interface.

15.1 FlexCAN DC electrical characteristics

The following table provides the DC electrical characteristics for the FlexCAN interface.

Table 39. FlexCAN DC electrical characteristics (3.3V)

For recommended operating conditions, see Table 2

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	2	—	V	1
Input low voltage	V _{IL}	—	0.8	V	1
Input current ($OV_{IN} = 0 V \text{ or } OV_{IN} = OV_{DD}$)	I _{IN}	—	±5	μA	2
Output high voltage (OV _{DD} = min, $I_{OH} = -2 \text{ mA}$)	V _{OH}	2.4	—	V	—
Output low voltage ($OV_{DD} = min$, $I_{OL} = 2 mA$)	V _{OL}	—	0.4	V	—

Note:

1. Min V_{IL} and max V_{IH} values are based on the respective min and max OV_{IN} values found in Table 2.

2. OV_{IN} represents the input voltage of the supply. It is referenced in Table 2.

15.2 FlexCAN AC timing specifications

The following table provides the AC timing specifications for the FlexCAN interface.

Table 40. FlexCAN AC timing specifications

For recommended operating conditions, see Table 2

Parameter	Min	Мах	Unit	Notes
Baud rate	10	1000	Kbps	_

Timers

17 Timers

This section describes the DC and AC electrical specifications for the timers of the MPC8309.

17.1 Timer DC electrical characteristics

The following table provides the DC electrical characteristics for the MPC8309 timer pins, including TIN, TOUT, TGATE, and RTC_PIT_CLK.

Characteristic	Symbol	Condition	Min	Max	Unit
Output high voltage	V _{OH}	I _{OH} = -6.0 mA 2.	4		V
Output low voltage	V _{OL}	I _{OL} = 6.0 mA	_	0.5	V
Output low voltage	V _{OL}	I _{OL} = 3.2 mA	_	0.4	V
Input high voltage	V _{IH}	—	2.0	OV _{DD} + 0.3	V
Input low voltage	V _{IL}	—	-0.3	0.8	V
Input current	I _{IN}	$0 V \le V_{IN} \le OV_{DD}$	— ±	5	μA

Table 43. Timer DC electrical characteristics

17.2 Timer AC timing specifications

The following table provides the timer input and output AC timing specifications.

Table 44. Timer input AC timing specifications¹

Characteristic	Symbol ²	Min	Unit
Timers inputs—minimum pulse width	t _{TIWID}	20	ns

Notes:

1. Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of SYS_CLK_IN. Timings are measured at the pin.

Timer inputs and outputs are asynchronous to any visible clock. Timer outputs should be synchronized before use by any
external synchronous logic. Timer inputs are required to be valid for at least t_{TIWID} ns to ensure proper operation.

The following figure provides the AC test load for the timers.



Figure 32. Timers AC test load

18 GPIO

This section describes the DC and AC electrical specifications for the GPIO of the MPC8309.

18.1 GPIO DC electrical characteristics

The following table provides the DC electrical characteristics for the MPC8309 GPIO.

Characteristic	Symbol	Condition	Min	Мах	Unit	Notes
Output high voltage	V _{OH}	I _{OH} = -6.0 mA	2.4	_	V	1
Output low voltage	V _{OL}	I _{OL} = 6.0 mA	—	0.5	V	1
Output low voltage	V _{OL}	I _{OL} = 3.2 mA	_	0.4	V	1
Input high voltage	V _{IH}	_	2.0	OV _{DD} + 0.3	V	1
Input low voltage	V _{IL}	_	-0.3	0.8	V	
Input current	I _{IN}	$0 V \le V_{IN} \le OV_{DD}$	— ±	5	μÂ	

Table 45. GPIO DC electrical characteristics

Note:

1. This specification applies when operating from 3.3-V supply.

18.2 GPIO AC timing specifications

The following table provides the GPIO input and output AC timing specifications.

Table 46. GPIO input AC timing specifications¹

Characteristic	Symbol ²	Min	Unit
GPIO inputs—minimum pulse width	t _{PIWID}	20	ns

Notes:

1. Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of SYS_CLK_IN. Timings are measured at the pin.

2. GPIO inputs and outputs are asynchronous to any visible clock. GPIO outputs should be synchronized before use by any external synchronous logic. GPIO inputs are required to be valid for at least t_{PIWID} ns to ensure proper operation.

The following figure provides the AC test load for the GPIO.



Figure 33. GPIO AC test load

Table 52. JTAG AC timing specifications (independent of SYS_CLK_IN)¹ (continued)

At recommended operating conditions (see Table 2).

Parameter	Symbol ²	Min	Мах	Unit	Notes
Output hold times: Boundary-scan data TDO	t _{JTKLDX} t _{JTKLOX}	2 2		ns	5
JTAG external clock to output high impedance: Boundary-scan data TDO	t _{jtkldz} t _{jtkloz}	2 2	19 9	ns	5, 6 6

Notes:

- All outputs are measured from the midpoint voltage of the falling/rising edge of t_{TCLK} to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50-Ω load (see Figure 37). Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
- 2. The symbols used for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{JTDVKH} symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the t_{JTG} clock reference (K) going to the high (H) state or setup time. Also, t_{JTDXKH} symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the t_{JTG} clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).}}
- 3. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
- 4. Non-JTAG signal input timing with respect to t_{TCLK}.
- 5. Non-JTAG signal output timing with respect to t_{TCLK} .
- 6. Guaranteed by design and characterization.

The following figure provides the AC test load for TDO and the boundary-scan outputs of the MPC8309.



Figure 37. AC test load for the JTAG interface

The following figure provides the JTAG clock input timing diagram.



Figure 38. JTAG clock input timing diagram

The following figure provides the $\overline{\text{TRST}}$ timing diagram.



Package and pin listings



Figure 42. Mechanical dimensions and bottom surface nomenclature of the $MPC8309\ \text{MAPBGA}$

Notes:

- 1. All dimensions are in millimeters.
- 2. Dimensions and tolerances per ASME Y14.5M-1994.
- 3. Maximum solder ball diameter measured parallel to datum A.
- 4. Datum A, the seating plane, is determined by the spherical crowns of the solder balls.

Package and pin listings

LA22	A11	0	OV _{DD}	-			
LA23	A10	0	OV _{DD}	-			
LA24	C12	0	OV _{DD}	-			
LA25	A12	0	OV _{DD}	-			
LCLK0	E13	0	OV _{DD}	-			
LCS_B0	D13	0	OV _{DD}	2			
LCS_B1	C13	0	OV _{DD}	2			
LCS_B2	A13	0	OV _{DD}	2			
LCS_B3	B13	0	OV _{DD}	2			
LWE_B0/LFWE_B0/LBS_B0	A14	0	OV _{DD}	-			
LWE_B1/LBS_B1	B14	0	OV _{DD}	-			
LBCTL	A15	0	OV _{DD}	-			
LGPL0/LFCLE	C14	0	OV _{DD}	-			
LGPL1/LFALE	C15	0	OV _{DD}	-			
LGPL2/LOE_B/LFRE_B	B16	0	OV _{DD}	2			
LGPL3/LFWP_B	A16	0	OV _{DD}	-			
LGPL4/LGTA_B/LUPWAIT/LFRB_B	E14	IO	OV _{DD}	2			
LGPL5	B17	0	OV _{DD}	-			
LALE	A17	0	OV _{DD}	-			
	DUART						
UART1_SOUT1	AB7	0	OV _{DD}	-			
UART1_SIN1	AC6	1	OV _{DD}	-			
UART1_SOUT2/UART1_RTS_B1	W10	0	OV _{DD}	-			
UART1_SIN2/UART1_CTS_B1	Y9	I	OV _{DD}	-			
	12C						
IIC_SDA1 A20		IO	OV _{DD}	1			
IIC_SCL1	B20	IO	OV _{DD}	1			
IIC_SDA2 /CKSTOP_OUT_B	D19	IO	OV _{DD}	1			
IIC_SCL2/CKSTOP_IN_B	C20	IO	OV _{DD}	1			
Interrupts							
IRQ_B0_MCP_IN_B	A21	IO	OV _{DD}	-			
IRQ_B1/MCP_OUT_B	A22	IO	OV _{DD}	-			
IRQ_B2/CKSTOP_IN_B	E18	I	OV _{DD}	-			
IRQ_B3/CKSTOP_OUT_B/INTA_B	E19	IO	OV _{DD}	-			
	SPI		•	•			
SPIMOSI	B19	IO	OV _{DD}	-			

Package and pin listings

SPIMISO	E16	IO	OV _{DD}	-
SPICLK E17		10	OV _{DD}	-
SPISEL	A19	I	OV _{DD}	-
SPISEL_BOOT_B	D18		OV _{DD}	-
	JTAG		•	
тск	A2	I	OV _{DD}	-
TDI	C5	I	OV _{DD}	2
TDO	A3	0	OV _{DD}	-
TMS	D7	I	OV _{DD}	2
TRST_B	E9	I	OV _{DD}	2
	Test Interface			
TEST_MODE	C6	I	OV _{DD}	-
	System Control Signals	<u>.</u>	•	
HRESET_B	W23	10	OV _{DD}	1
PORESET_B	W22	I	OV _{DD}	-
	Clock Interface			
QE_CLK_IN	R22	I	OV _{DD}	-
SYS_CLK_IN	R23	I	OV _{DD}	-
SYS_XTAL_IN	P23	I	OV _{DD}	-
SYS_XTAL_OUT	P19	0	OV _{DD}	-
PCI_SYNC_IN	T23	I	OV _{DD}	-
PCI_SYNC_OUT	R20	0	OV _{DD}	-
CFG_CLKIN_DIV_B	U23	I	OV _{DD}	-
RTC_PIT_CLOCK	V23	I		
	Miscellaneous Signals		·	
QUIESCE_B	D6	0	OV _{DD}	-
THERM0	E8		OV _{DD}	-
	GPIO			
GPIO_0/SD_CLK/MSRCID0 (DDR ID)	E4	10	OV _{DD}	-
GPIO_1/SD_CMD/MSRCID1 (DDR ID)	E6	10	OV _{DD}	-
GPIO_2/SD_CD/MSRCID2 (DDR ID)	D3	10	OV _{DD}	-
GPIO_3/SD_WP/MSRCID3 (DDR ID)	E7	10	OV _{DD}	-
GPIO_4/SD_DAT0/MSRCID4 (DDR ID)	D4	10	OV _{DD}	-
GPIO_5/SD_DAT1/MDVAL (DDR ID)	C4	10	OV _{DD}	-
GPIO_6/SD_DAT2/QE_EXT_REQ_3	B2	IO	OV _{DD}	-
GPIO_7/SD_DAT3/QE_EXT_REQ_1	B3	IO	OV _{DD}	-
GPIO_8/RXCAN1/LSRCID0/LCS_B4	C16	IO	OV _{DD}	-

Package and pin listings

PCI_AD8/	E21	IO	OV _{DD}	-
PCI_AD9/	H20	IO	OV _{DD}	-
PCI_AD10/	D22	IO	OV _{DD}	-
PCI_AD11/	D23	IO	OV _{DD}	-
PCI_AD12/	J19	IO	OV _{DD}	-
PCI_AD13/	F21	IO	OV _{DD}	-
PCI_AD14/	G21	IO	OV _{DD}	-
PCI_AD15/	E22	IO	OV _{DD}	-
PCI_AD16/	E23	IO	OV _{DD}	-
PCI_AD17/	J20	IO	OV _{DD}	-
PCI_AD18/	F23	10	OV _{DD}	-
PCI_AD19/	G23	IO	OV _{DD}	-
PCI_AD20	K19	IO	OV _{DD}	-
PCI_AD21	H21	IO	OV _{DD}	-
PCI_AD22	L19	IO	OV _{DD}	-
PCI_AD23	G22	IO	OV _{DD}	-
PCI_AD24	H23	IO	OV _{DD}	-
PCI_AD25	J21	IO	OV _{DD}	-
PCI_AD26	H22	IO	OV _{DD}	-
PCI_AD27	J23	IO	OV _{DD}	-
PCI_AD28	K18	IO	OV _{DD}	-
PCI_AD29	K21	IO	OV _{DD}	-
PCI_AD30	K22	IO	OV _{DD}	-
PCI_AD31	K23	IO	OV _{DD}	-
PCI_C_BE_B0 L20		10	OV _{DD}	-
PCI_C_BE_B1	L23	IO	OV _{DD}	-
PCI_C_BE_B2 L22		IO	OV _{DD}	-
PCI_C_BE_B3 L21		IO	OV _{DD}	-
PCI_PAR	M19	IO	OV _{DD}	-
PCI_FRAME_B M20		IO	OV _{DD}	-
PCI_TRDY_B M23		IO	OV _{DD}	-
PCI_IRDY_B	M21	IO	OV _{DD}	-
PCI_STOP_B	N23	IO	OV _{DD}	-
PCI_DEVSEL_B N22		IO	OV _{DD}	-
PCI_IDSEL N21		IO	OV _{DD}	-
PCI_SERR_B	N19	IO	OV _{DD}	-
PCI_PERR_B P20		IO	OV _{DD}	-

RCWL[COREPLL]			core clk: csb clk Ratio	VCO Divider
0-1	2-5	6		
01	0011	0	3:1	÷ 4
10	0011	0	3:1	÷8
11	0011	0	3:1	÷8

Table 58. e300 Core PLL configuration (continued)

NOTE

Core VCO frequency = core frequency \times VCO divider. The VCO divider (RCWL[COREPLL[0:1]]), must be set properly so that the core VCO frequency is in the range of 400–800 MHz.

23.6 QUICC Engine PLL configuration

The QUICC Engine PLL is controlled by the RCWL[CEPMF] and RCWL[CEPDF] parameters. The following table shows the multiplication factor encodings for the QUICC Engine PLL.

RCWL[CEPMF]	RCWL[CEPDF]	QUICC Engine PLL Multiplication Factor = RCWL[CEPMF]/ (1 + RCWL[CEPDF)
00000-00001	0	Reserved
00010	0	×2
00011	0	× 3
00100	0	× 4
00101	0	× 5
00110	0	× 6
00111	0	× 7
01000	0	× 8
01001–11111	0	Reserved

Table 59.	QUICC Engine	PLL	multiplication	factors
	COLOG Elignic		manaphoadon	1401013

The RCWL[CEVCOD] denotes the QUICC Engine PLL VCO internal frequency as shown in the following table.

Table 60. QUICC Engine PLL VCO divider

RCWL[CEVCOD]	VCO Divider		
00	2		
01	4		
10	8		
11	Reserved		

24 Thermal

This section describes the thermal specifications of the MPC8309.

24.1 Thermal characteristics

The following table provides the package thermal characteristics for the 369, 19×19 mm MAPBGA of the MPC8309.

Characteristic	Board type	Symbol	Value	Unit	Notes
Junction-to-ambient natural convection	Single-layer board (1s)	$R_{ extsf{ heta}JA}$	40	°C/W	1, 2
Junction-to-ambient natural convection	Four-layer board (2s2p)	R _{θJA}	25	°C/W	1, 2, 3
Junction-to-ambient (@200 ft/min)	Single-layer board (1s)	R _{0JMA}	33	°C/W	1, 3
Junction-to-ambient (@200 ft/min)	Four-layer board (2s2p)	R _{0JMA}	22	°C/W	1, 3
Junction-to-board	—	$R_{ heta JB}$	15	°C/W	4
Junction-to-case —		$R_{ extsf{ heta}JC}$	9	°C/W	5
Junction-to-package top	Natural convection	Ψ_{JT}	2	°C/W	6

Table 62. Package thermal characteristics for MAPBGA

Notes:

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

- 2. Per JEDEC JESD51-2 with the single layer board horizontal. Board meets JESD51-9 specification.
- 3. Per JEDEC JESD51-6 with the board horizontal.
- 4. Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

24.1.1 Thermal management information

For the following sections, $P_D = (V_{DD} \times I_{DD}) + P_{I/O}$, where $P_{I/O}$ is the power dissipation of the I/O drivers.

24.1.2 Estimation of junction temperature with junction-to-ambient thermal resistance

An estimation of the chip junction temperature, T_J, can be obtained from the equation:

$$T_J = T_A + (R_{\theta} J_A \times P_D)$$
 Eqn. 1

where,

```
T_J = junction temperature (°C)
```

PLL power supply filtering 25.2

Each of the PLLs listed above is provided with power through independent power supply pins. The voltage level at each $AV_{DD}n$ pin should always be equivalent to V_{DD} , and preferably these voltages are derived directly from V_{DD} through a low frequency filter scheme such as the following.

There are a number of ways to reliably provide power to the PLLs, but the recommended solution is to provide independent filter circuits as illustrated in Figure 44, one to each of the three AV_{DD} pins. By providing independent filters to each PLL the opportunity to cause noise injection from one PLL to the other is reduced.

This circuit is intended to filter noise in the PLLs resonant frequency range from a 500 kHz to 10 MHz range. It should be built with surface mount capacitors with minimum effective series inductance (ESL). Consistent with the recommendations of Dr. Howard Johnson in High Speed Digital Design: A Handbook of Black Magic (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a single large value capacitor.

Each circuit should be placed as close as possible to the specific AV_{DD} pin being supplied to minimize noise coupled from nearby circuits. It should be possible to route directly from the capacitors to the AV_{DD} pin, which is on the periphery of package, without the inductance of vias.

The following figure shows the PLL power supply filter circuit.





Decoupling recommendations 25.3

Due to large address and data buses, and high operating frequencies, the MPC8309 can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the MPC8309 system, and MPC8309 itself requires a clean, tightly regulated source of power. Therefore, it is recommended that the system designer place at least one decoupling capacitor at each V_{DD}, OV_{DD}, and GV_{DD} pins of the MPC8309. These decoupling capacitors should receive their power from separate V_{DD}, OV_{DD}, GV_{DD}, and GND power planes in the PCB, utilizing short traces to minimize inductance. Capacitors may be placed directly under the device using a standard escape pattern. Others may surround the part.

These capacitors should have a value of 0.01 or 0.1 μ F. Only ceramic SMT (surface mount technology) capacitors should be used to minimize lead inductance, preferably 0402 or 0603 sizes.

In addition, it is recommended that there be several bulk storage capacitors distributed around the PCB, feeding the V_{DD} , OV_{DD} , and GV_{DD} planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the quick response time necessary. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors—100 to 330 μ F (AVX TPS tantalum or Sanyo OSCON).

25.4 Output buffer DC impedance

For all buses, the driver is a push-pull single-ended driver type (open drain for I^2C).

To measure Z_0 for the single-ended drivers, an external resistor is connected from the chip pad to OV_{DD} or GND. Then, the value of each resistor is varied until the pad voltage is $OV_{DD}/2$ (see Figure 45). The output impedance is the average of two components, the resistances of the pull-up and pull-down devices. When data is held high, SW1 is closed (SW2 is open) and R_p is trimmed until the voltage at the pad equals $OV_{DD}/2$. R_p then becomes the resistance of the pull-up devices. R_p and R_N are designed to be close to each other in value. Then, $Z_0 = (R_P + R_N)/2$.



Figure 45. Driver impedance measurement

The value of this resistance and the strength of the driver's current source can be found by making two measurements. First, the output voltage is measured while driving logic 1 without an external differential termination resistor. The measured voltage is $V_1 = R_{source} \times I_{source}$. Second, the output voltage is measured while driving logic 1 with an external precision differential termination resistor of value R_{term} . The measured voltage is $V_2 = (1/(1/R_1 + 1/R_2)) \times I_{source}$. Solving for the output impedance gives $R_{source} = R_{term} \times (V_1/V_2 - 1)$. The drive current is then $I_{source} = V_1/R_{source}$.