



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, HLVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 24x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f26k42-e-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIC18(L)F26/27/45/46/47/55/56/57K42

PIC18(L)F2X/4X/5XK42 FAMILY TYPES
---------	----------------------------

Device	Data Sheet Index	Program Flash Memory (KB)	Data EEPROM (B)	Data SRAM (bytes)	I/O Pins	12-bit ADC ² (ch)	5-bit DAC	Comparator	8-bit/ (with HLT) /16-bit Timer	Window Watchdog Timer (WWDT)	Signal Measurement Timer (SMT)	CCP/10-bit PWM	CWG	NCO	CLC	Zero-Cross Detect	Direct Memory Access (DMA) (ch)	Memory Access Partition	Vectored Interrupts	UART	I ² C/SPI	Peripheral Pin Select	Peripheral Module Disable	Debug ⁽¹⁾
PIC18(L)F24K42	А	16	256	1024	25	24	1	2	3/4	Y	Y	4/4	3	1	4	Υ	2	Υ	Y	2	2/1	Υ	Υ	Ι
PIC18(L)F25K42	Α	32	256	2048	25	24	1	2	3/4	Y	Y	4/4	3	1	4	Υ	2	Υ	Y	2	2/1	Υ	Υ	I
PIC18(L)F26K42	В	64	1024	4096	25	24	1	2	3/4	Y	Y	4/4	3	1	4	Υ	2	Y	Y	2	2/1	Υ	Υ	1
PIC18(L)F27K42	В	128	1024	8192	25	24	1	2	3/4	Y	Y	4/4	3	1	4	Υ	2	Υ	Y	2	2/1	Υ	Υ	
PIC18(L)F45K42	В	32	256	2048	36	35	1	2	3/4	Y	Y	4/4	3	1	4	Υ	2	Y	Y	2	2/1	Υ	Υ	1
PIC18(L)F46K42	В	64	1024	4096	36	35	1	2	3/4	Y	Y	4/4	3	1	4	Υ	2	Y	Y	2	2/1	Υ	Υ	1
PIC18(L)F47K42	В	128	1024	8192	36	35	1	2	3/4	Y	Y	4/4	3	1	4	Υ	2	Y	Y	2	2/1	Υ	Υ	1
PIC18(L)F55K42	В	32	256	2048	44	43	1	2	3/4	Y	Y	4/4	3	1	4	Υ	2	Υ	Y	2	2/1	Υ	Υ	I
PIC18(L)F56K42	В	64	1024	4096	44	43	1	2	3/4	Y	Y	4/4	3	1	4	Υ	2	Υ	Y	2	2/1	Υ	Υ	I
PIC18(L)F57K42	В	128	1024	8192	44	43	1	2	3/4	Y	Y	4/4	3	1	4	Υ	2	Υ	Y	2	2/1	Υ	Υ	1

Note 1: I – Debugging integrated on chip.

Data Sheet Index:

Unshaded devices are not described in this document.

DS40001869 PIC18(L)F24/25K42 Data Sheet, 28-Pin **A**:

B:

DS40001919

PIC18(L)F26/27/45/46/47/55/56/57K42 Data Sheet, 28/40/44/48-Pin

For other small form-factor package availability and marking information, visit **http://www.microchip.com/packaging** or contact your local sales office. Note:

1.0 DEVICE OVERVIEW

This document contains device specific information for the following devices:

- PIC18F26K42 PIC18LF26K42
- PIC18F27K42
- PIC18LF27K42

PIC18LF45K42

- PIC18F45K42
- PIC18F46K42 PIC18LF46K42
- PIC18F47K42
- PIC18F55K42
- PIC18LF47K42
 PIC18LF55K42
- PIC18F56K42
- PIC18LF56K42
- PIC18F57K42 PIC18LF57K42
- This family offers the advantages of all PIC18 microcontrollers – namely, high computational performance at an economical price – with the addition of high-endurance Program Flash Memory, Universal Asynchronous Receiver Transmitter (UART), Serial Peripheral Interface (SPI), Inter-integrated Circuit (I²C), Direct Memory Access (DMA), Configurable Logic Cells (CLC), Signal Measurement Timer (SMT), Numerically Controlled Oscillator (NCO), and Analog-to-Digital Converter with Computation (ADC²).

1.1 New Features

- Direct Memory Access Controller: The Direct Memory Access (DMA) Controller is designed to service data transfers between different memory regions directly without intervention from the CPU. By eliminating the need for CPU-intensive management of handling interrupts intended for data transfers, the CPU now can spend more time on other tasks.
- Vectored Interrupt Controller: The Vectored Interrupt Controller module reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the CPU. It assembles all of the interrupt request signals and resolves the interrupts based on both a fixed natural order priority and a user-assigned priority, thereby eliminating scanning of interrupt sources.
- Universal Asynchronous Receiver Transmitter: The Universal Asynchronous Receiver Transmitter (UART) module is a serial I/O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer, independent of device program execution. The UART can be configured as a fullduplex asynchronous system or one of several automated protocols. Full-Duplex mode is useful for communications with peripheral systems, with DMX/DALI/LIN support.

- Serial Peripheral Interface: The Serial Peripheral Interface (SPI) module is a synchronous serial data communication bus that operates in Full-Duplex mode. Devices communicate in a master/slave environment where the master device initiates the communication. A slave device is controlled through a Chip Select known as Slave Select. Example slave devices include serial EEPROMs, shift registers, display drivers, A/D converters, or another PIC.
- I²C Module: The I²C module provides a synchronous interface between the microcontroller and other I²C-compatible devices using the two-wire I²C serial bus. Devices communicate in a master/slave environment. The I²C bus specifies two signal connections - Serial Clock (SCL) and Serial Data (SDA). Both the SCL and SDA connections are bidirectional open-drain lines, each requiring pull-up resistors to the supply voltage.
- **12-bit A/D Converter with Computation:** This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period and thus, reduces code overhead. It has a new module called ADC² with computation features, which provides a digital filter and threshold interrupt functions.

1.2 Details on Individual Family Members

Devices in the PIC18(L)F26/27/45/46/47/55/56/57K42 family are available in 28-pin and 40/44/48-pin packages. The block diagram for this device is shown in Figure 3-1.

The similarities and differences among the devices are listed in the PIC18(L)F2X/4X/5XK42 Family Types Table (page 4). The pinouts for all devices are listed in Table 1.

5.7 Device Information Area

The Device Information Area (DIA) is a dedicated region in the Program memory space. The DIA contains the calibration data for the internal temperature indicator module, stores the Microchip Unique Identifier words and the Fixed Voltage Reference voltage readings measured in mV.

The complete DIA table is shown in Table 5-3: Device Information Area, followed by a description of each region and its functionality. The data is mapped from 3F0000h to 3F003Fh in the PIC18(L)F26/27/45/46/47/55/56/57K42 family. These locations are read-only and cannot be erased or modified by the user. The data is programmed into the device during manufacturing.

Address Range	Name of Region	Standard Device Information					
	MUIO						
	MUI1						
250000h 25000Ph	MUI2	Microchin Llaigue Identifier (6 Words)					
3F000011-3F000B11	MUI3						
	MUI4						
	MUI5						
25000Ch 25000Eh	MUI6	Lipsonianed (2 Words)					
3F000CII-3F000FII	MUI7	Onassigned (2 Words)					
	EUI0						
	EUI1						
	EUI2						
	EUI3						
250010h 250022h	EUI4	Optional External Linique Identifier (10 Words)					
3F0010n-3F0023n	EUI5	Optional External Unique Identifier (10 Words)					
	EUI6						
_	EUI7						
	EUI8						
	EUI9						
3F0024h-3F0025h		Reserved (1 Word)					
3F0026h-3F0027h	TSLR2	Temperature Indicator ADC reading at @ 90°C (low range setting)					
3F0028h-3F0029h		Reserved (1 Word)					
3F002Ah-3F002Bh		Reserved (1 Word)					
3F002Ch-3F002Dh	TSHR2	Temperature Indicator ADC reading at @ 90°C (high range setting)					
3F002Eh-3F002Fh		Reserved (1 Word)					
3F0030h-3F0031h	FVRA1X	ADC FVR1 Output voltage for 1x setting (in mV)					
3F0032h-3F0033h	FVRA2X	ADC FVR1 Output Voltage for 2x setting (in mV)					
3F0034h-3F0035h	FVRA4X	ADC FVR1 Output Voltage for 4x setting (in mV)					
3F0036h-3F0037h	FVRC1X	Comparator FVR2 output voltage for 1x setting (in mV)					
3F0038h-3F0039h	FVRC2X	Comparator FVR2 output voltage for 2x setting (in mV)					
3F003Ah-3F003Bh	FVRC4X ⁽¹⁾	Comparator FVR2 output voltage for 4x setting (in mV)					
3F003Ch-3F003Fh		Unassigned (2 Words)					

TABLE 5-3: DEVICE INFORMATION AREA

Note 1: Value not present on LF devices.

9.0 INTERRUPT CONTROLLER

The Vectored Interrupt Controller module reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the CPU. This module includes the following major features:

- Interrupt Vector Table (IVT) with a unique vector for each interrupt source
- · Fixed and ensured interrupt latency
- Programmable base address for Interrupt Vector Table (IVT) with lock
- Two user-selectable priority levels High priority and Low priority
- Two levels of context saving
- Interrupt state status bits to indicate the current execution status of the CPU

The Interrupt Controller module assembles all of the interrupt request signals and resolves the interrupts based on both a fixed natural order priority (i.e., determined by the Interrupt Vector Table), and a user-assigned priority (i.e., determined by the IPRx registers), thereby eliminating scanning of interrupt sources.

9.1 Interrupt Control and Status Registers

The devices in this family implement the following registers for the interrupt controller:

- INTCON0, INTCON1 Control Registers
- PIRx Peripheral Interrupt Status Registers
- PIEx Peripheral Interrupt Enable Registers
- IPRx Peripheral Interrupt Priority Registers
- IVTBASE<20:0> Address Registers
- IVTLOCK Register

Global interrupt control functions and external interrupts are controlled from the INTCON0 register. The INTCON1 register contains the status flags for the Interrupt controller.

The PIRx registers contain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or an external signal and is cleared via software.

The PIEx registers contain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

The IPRx registers are used to set the Interrupt Priority Level for each source of interrupt. Each user interrupt source can be assigned to either a high or low priority.

The IVTBASE register is user programmable and is used to determine the start address of the Interrupt Vector Table and the IVTLOCK register is used to prevent any unintended writes to the IVTBASE register. There are two other configuration bits that control the way the interrupt controller can be configured.

- · CONFIG2L<3>, MVECEN bit
- CONFIG2L<4>, IVT1WAY bit

The MVECEN bit in CONFIG2L determines whether the Vector table is used to determine the interrupt priorities.

 When the IVT1WAY determines the number of times the IVTLOCKED bit can be cleared and set after a device Reset. See Section
 9.2.3 "Interrupt Vector Table (IVT) address calculation" for details.

PIC18(L)F26/27/45/46/47/55/56/57K42

R/W/HS-0/	0 R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0			
TMR0IF	U1IF ⁽²⁾	U1EIF ⁽³⁾	U1TXIF ⁽⁴⁾	U1RXIF ⁽⁴⁾	I2C1EIF ⁽⁵⁾	I2C1IF ⁽⁶⁾	I2C1TXIF ⁽⁷⁾			
bit 7		ı			1 1		bit 0			
Legend:										
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'				
u = Bit is un	changed	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Resets						
'1' = Bit is se	et	'0' = Bit is clea	ared	HS = Bit is se	et in hardware					
bit 7	TMROIF: TMF	R0 Interrupt Fla	ıg bit							
	1 = Interrupt	has occurred (must be clear	ed by software	e)					
	0 = Interrupt	event has not o								
bit 6	U1IF: UART1	Interrupt Flag	bit ⁽²⁾							
	1 = Interrupt	has occurred	occurred							
hit 5		1 Eraming Erro	or Interrunt Els	an hit(3)						
		has occurred		ag bit						
	0 = Interrupt	event has not o	occurred							
bit 4	U1TXIF: UAR	T1 Transmit In	terrupt Flag b	it ⁽⁴⁾						
	1 = Interrupt	has occurred								
	0 = Interrupt	event has not o	occurred							
bit 3	U1RXIF: UAF	RT1 Receive In	terrupt Flag bi	t ⁽⁴⁾						
	1 = Interrupt	has occurred								
h # 0		event has not o	t Flag hit(5)							
DIT 2		Error Interrup	t Flag bitter							
	1 = Interrupt 0 = Interrupt	event has not o	occurred							
bit 1	I2C1IF: I ² C1	Interrupt Flag b	_{oit} (6)							
	1 = Interrupt	has occurred								
	0 = Interrupt	event has not o	occurred							
bit 0	I2C1TXIF: I ² C	C1 Transmit Inte	errupt Flag bit	(7)						
	1 = Interrupt	has occurred								
	0 = Interrupt	event has not o	occurred							
Note 1: II	nterrupt flag bits g	et set when an	i interrupt con	dition occurs, r	regardless of the	state of its co	rresponding			
c	lear prior to enabl	ling an interrup	t. 03er sonwa t.			ite interrupt ne				
2 : L	JxIF is a read-only	/ bit. To clear th	ne interrupt co	ndition, all bits	in the UxUIR re	gister must be	cleared.			
3: L	JxEIF is a read-on	ly bit. To clear	the interrupt of	condition, all bi	ts in the UxERRI	R register mu	st be cleared.			
4 : L	JxTXIF and UxRX	IF are read-on	ly bits and car	not be set/clea	ared by the softw	/are.				
5: lä	2CxEIF is a read-o	only bit. To clea	r the interrupt	condition, all b	oits in the I2CxEF	RR register mu	ust be cleared.			
6: 12	2CxIF is a read-or	nly bit. To clear	the interrupt of	condition, all bi	its in the I2CxPIF	R register mus	t be cleared.			
7: 12	2CxTXIF and I2C>	kRXIF are read	l-only bits. To	clear the interr	upt condition, the	e CLRBF bit ir	1 I2CxSTAT1			
r	egister must be se	et.								

REGISTER 9-6: PIR3: PERIPHERAL INTERRUPT REGISTER 3⁽¹⁾

PIC18(L)F26/27/45/46/47/55/56/57K42

R/W/HS-0/0	R/W/HS-0/0	U-0	U-0	U-0	U-0	U-0	U-0	
TMR5GIF	TMR5IF	_	-	—	—	—	-	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'								
u = Bit is uncha	= Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets							
'1' = Bit is set		'0' = Bit is clea	ared	HS = Bit is se	et in hardware			

PIR8: PERIPHERAL INTERRUPT REGISTER 8⁽¹⁾ **REGISTER 9-11:**

bit 7	TMR5GIF: TMR5 Gate Interrupt Flag bit
	1 = Interrupt has occurred (must be cleared by software)
	0 = Interrupt event has not occurred
bit 6	TMR5IF: TMR5 Interrupt Flag bit
	 1 = Interrupt has occurred (must be cleared by software)
	0 = Interrupt event has not occurred
bit 5-0	Unimplemented: Read as '0'

Note 1: Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit, or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 9-12: PIR9: PERIPHERAL INTERRUPT REGISTER 9⁽¹⁾

U-0	U-0	U-0	U-0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0
—	—	—	-	CLC3IF	CWG3IF	CCP3IF	TMR6IF
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4	Unimplemented: Read as '0'
bit 3	CLC3IF: CLC3 Interrupt Flag bit
	 1 = Interrupt has occurred (must be cleared by software) 0 = Interrupt event has not occurred
bit 2	CWG3IF: CWG3 Interrupt Flag bit
	1 = Interrupt has occurred (must be cleared by software)0 = Interrupt event has not occurred
bit 1	CCP3IF: CCP3 Interrupt Flag bit
	 1 = Interrupt has occurred (must be cleared by software) 0 = Interrupt event has not occurred
bit 0	TMR6IF: TMR6 Interrupt Flag bit
	 1 = Interrupt has occurred (must be cleared by software) 0 = Interrupt event has not occurred
Note 1:	Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its correspondition enable bit, or the global enable bit. User software should ensure the appropriate interrupt flag bits are

ing Э clear prior to enabling an interrupt.

REGISTER 14-9: CRCXORH: CRC XOR HIGH BYTE REGISTER

R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x
			X<1	5:8>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets

bit 7-0 X<15:8>: XOR of Polynomial Term Xⁿ Enable bits

REGISTER 14-10: CRCXORL: CRC XOR LOW BYTE REGISTER

'0' = Bit is cleared

R/W-x/x	U-1						
			X<7:1>				
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-1 X<7:1>: XOR of Polynomial Term Xⁿ Enable bits

bit 0 Unimplemented: Read as '1'

'1' = Bit is set

15.9.4 TRANSFER FROM SFR TO GPR

The following visual reference describes the sequence of events when copying ADC results to a GPR location. The ADC Interrupt Flag can be chosen as the Source Hardware trigger, the Source address can be set to point to the ADC Result registers at 3EEF, the Destination address can be set to point to any GPR location of our choice (Example 0x100).

FIGURE 15-8: SFR SPACE TO GPR SPACE TRANSFER

Instruction Clock		
EN		
SIRQEN		
Source Hardware Trigger		
DGO		
DMAxSPTR	Ox3EEF Ox3EF0 S Ox3EEF Ox3EEF Ox3EEF S </th <th></th>	
DMAxDPTR	0x100 0x101 (0x102 0x103 (0x103)	
DMAxSCNT		
DMAxDCNT		
DMA STATE	$ \left\langle \text{IDLE} \left(SR^{(1)} BW^{(2)} SR^{(1)} BW^{(2)} \right) \right\rangle = \left\langle SR^{(1)} BW^{(2)} SR^{(1)} BW^{(2)} \right\rangle = \left\langle SR^{(1)} BW^{($	
DMAxSCNTIF		
DMAxDCNTIF -	<u>}</u>	
	DMAxSSA 0x3EEF DMAxDSA 0x100	
	DMAxSSZ 0x2 DMAxDSZ 0xA	
	SMODE 0x1 DMODE 0x1	
Note 1:	SR - Source Read	
2:	DW - Destination Write	

16.2.6 INPUT THRESHOLD CONTROL

The INLVLx register (Register 16-8) controls the input voltage threshold for each of the available PORTx input pins. A selection between the Schmitt Trigger CMOS or the TTL compatible thresholds is available. The input threshold is important in determining the value of a read of the PORTx register and also the level at which an interrupt-on-change occurs, if that feature is enabled. See Table 44-6 for more information on threshold levels.

Note: Changing the input threshold selection should be performed while all peripheral modules are disabled. Changing the threshold level during the time a module is active may inadvertently generate a transition associated with an input pin, regardless of the actual voltage level on that pin.

16.2.7 WEAK PULL-UP CONTROL

The WPUx register (Register 16-5) controls the individual weak pull-ups for each port pin.

16.2.8 EDGE SELECTABLE INTERRUPT-ON-CHANGE

An interrupt can be generated by detecting a signal at the port pin that has either a rising edge or a falling edge. Any individual pin can be configured to generate an interrupt. The interrupt-on-change module is present on all the pins. For further details about the IOC module refer to Section 18.0 "Interrupt-on-Change".

16.2.9 I²C PAD CONTROL

For the PIC18(L)F26/27/45/46/47/55/56/57K42 devices, the I²C specific pads are available on RB1, RB2, RC3, RC4, RD0⁽¹⁾ and RD1⁽¹⁾ pins. The I²C characteristics of each of these pins is controlled by the RxyI2C registers (see Register 16-9). These characteristics include enabling I²C specific slew rate (over standard GPIO slew rate), selecting internal pullups for I²C pins, and selecting appropriate input threshold as per SMBus specifications.

Note 1: RD0 and RD1 I²C pads are not available in PIC18(L)F26K42 parts.

 Any peripheral using the I²C pins read the I²C ST inputs when enabled via RxyI2C.

16.3 PORTE Registers

Depending on the device, PORTE is implemented in two different ways.

16.3.1 PORTE ON 40/44/48-PIN DEVICES

For PIC18(L)F45/46/47/55/56/57K42 devices, PORTE is a 4-bit wide port. Three pins (RE0, RE1 and RE2) are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers. When selected as an analog input, these pins will read as '0's. The corresponding data direction register is TRISE. Setting a TRISE bit (= 1) will make the corresponding PORTE pin an input (i.e., disable the output driver).

Clearing a TRISE bit (= 0) will make the corresponding PORTE pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). TRISE controls the direction of the REx pins, even when they are being used as analog pins. The user must make sure to keep the pins configured as inputs when using them as analog inputs. RE<2:0> bits have other registers associated with them (i.e., ANSELE, WPUE, INLVLE, SLRCONE and ODCONE). The functionality is similar to the other ports. The Data Latch register (LATE) is also memory-mapped. Readmodify-write operations on the LATE register read and write the latched output value for PORTE.

Note: On a Power-on Reset, RE<2:0> are configured as analog inputs.

The fourth pin of PORTE (MCLR/VPP/RE3) is an input-only pin. Its operation is controlled by the MCLRE Configuration bit. When selected as a port pin, (MCLRE = 0), it functions as a digital input-only pin; as such, it does not have TRIS or LAT bits associated with its operation. Otherwise, it functions as the device's Master Clear input. In either configuration, RE3 also functions as the programming voltage input during programming. RE3 in PORTE register is a read-only bit and will read '1' when MCLRE = 1 (i.e., Master Clear enabled).

Note: On a Power-on Reset, RE3 is enabled as a digital input only if Master Clear functionality is disabled.

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LATx7	LATx6	LATx5	LATx4	LATx3	LATx2	LATx1	LATx0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unki	nown		
-n/n = Value at	POR and BOR	R/Value at all o	ther Resets				

REGISTER 16-3: LATX: LATX REGISTER⁽¹⁾

bit 7-0 LATx<7:0>: Rx7:Rx0 Output Latch Value bits

Note 1: Writes to LATx are equivalent with writes to the corresponding PORTx register. Reads from LATx register return register values, not I/O pin values.

TABLE 16-4: LAT REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
LATA	LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0
LATB	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0
LATC	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0
LATD ⁽¹⁾	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0
LATE ⁽¹⁾	_	—	—	—	—	LATE2	LATE1	LATE0
LATF ⁽²⁾	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0

Note 1: Unimplemented in PIC18(L)F26/27K42.

2: Unimplemented in PIC18(L)F26/45/46/47K42.

20.0 TIMER0 MODULE

Timer0 module is an 8/16-bit timer/counter with the following features:

- 16-bit timer/counter
- 8-bit timer/counter with programmable period
- Synchronous or asynchronous operation
- Selectable clock sources
- · Programmable prescaler
- · Programmable postscaler
- Operation during Sleep mode
- · Interrupt on match or overflow
- Output on I/O pin (via PPS) or to other peripherals



22.0 TIMER2/4/6 MODULE

The Timer2/4/6 modules are 8-bit timers that can operate as free-running period counters or in conjunction with external signals that control start, run, freeze, and reset operation in One-Shot and Monostable modes of operation. Sophisticated waveform control such as pulse density modulation are possible by combining the operation of these timers with other internal peripherals such as the comparators and CCP modules. Features of the timer include:

- · 8-bit timer register
- 8-bit period register
- Selectable external hardware timer resets
- Programmable prescaler (1:1 to 1:128)
- Programmable postscaler (1:1 to 1:16)
- · Selectable synchronous/asynchronous operation
- Alternate clock sources
- · Interrupt on period

- · Three modes of operation:
 - Free Running Period
 - One-Shot
 - Monostable

See Figure 22-1 for a block diagram of Timer2. See Figure 22-2 for the clock source block diagram.

Note: Three identical Timer2 modules are implemented on this device. The timers are named Timer2, Timer4, and Timer6. All references to Timer2 apply as well to Timer4 and Timer6. All references to T2PR apply as well to T4PR and T6PR.



FIGURE 22-1: TIMER2 BLOCK DIAGRAM

© 2017 Microchip Technology Inc.

Mada	MODE	=<4:0>	Output	On creation		Timer Control			
wode	<4:3>	<2:0>	Operation	Operation	Start	Reset	Stop		
		000		Software gate (Figure 22-6)	ON = 1	—	ON = 0		
		001	Period	Hardware gate, active-high (Figure 22-7)	ON = 1 & TMRx_ers = 1	_	ON = 0 or TMRx_ers = 0		
		010	1 4130	Hardware gate, active-low	ON = 1 & TMRx_ers = 0	—	ON = 0 or TMRx_ers = 1		
Free	0.0	011		Rising or Falling Edge Reset		TMRx_ers			
Period	00	100	Period	Rising Edge Reset (Figure 22-8)		TMRx_ers ↑	ON = 0		
		101	Pulse	Falling Edge Reset		TMRx_ers ↓			
		110	with Hardware	Low Level Reset	ON = 1	TMRx_ers = 0	ON = 0 or TMRx_ers = 0		
		111	Reset	High Level Reset (Figure 22-9)		TMRx_ers = 1	ON = 0 or TMRx_ers = 1		
		000	One-Shot	Software Start (Figure 22-10)	ON = 1	—			
		001	Edge	Rising Edge Start (Figure 22-9)	ON = 1 & TMRx_ers ↑	_			
		010	Triggered Start	Falling Edge Start	ON = 1 & TMRx_ers ↓	_			
		011	(Note 1)	Any eEdge Start	ON = 1 & TMRx_ers	—	ON = 0 or		
One-shot	01	100	Edge	Rising Edge Start & Rising Edge Reset (Figure 22-12)	ON = 1 & TMRx_ers ↑	TMRx_ers ↑	Next clock after TMRx = PRx		
		101	Triggered Start and Hardware Reset	Falling Edge Start & Falling Edge Reset	ON = 1 & TMRx_ers ↓	TMRx_ers ↓	(Note 2)		
		110		Rising Edge Start & Low Level Reset (Figure 22-13)	ON = 1 & TMRx_ers ↑	TMRx_ers = 0			
		111	(Note 1)	Falling Edge Start &ON = 1 &High Level ResetTMRx_ers ↓		TMRx_ers = 1	1		
		000		Res	erved				
		001	Edge	Rising Edge Start (Figure 22-12)	ON = 1 & TMRx_ers ↑	_	ON=0		
Monostable		010	Triggered Start	Falling Edge Start	ON = 1 & TMRx_ers ↓	_	or Next clock after TxTMR = TxPR		
		011	(Note 1)	Any Edge Start	ON = 1 & TMRx_ers	—	(Note 3)		
Reserved	10	100		Res	erved				
Reserved		101		Res	erved		-		
		110	Level Triggered	High Level Start & Low Level Reset (Figure 22-13)	ON = 1 & TMRx_ers = 1	TMRx_ers = 0	ON = 0 or		
One-shot		111	Start and Hardware Reset	Low Level Start & High Level Reset	ON = 1 & TMRx_ers = 0	TMRx_ers = 1	Held in Reset (Note 2)		
Reserved	11	XXX	Reserved						

TABLE 22-1: TIMER2 OPERATING MODES

Note 1: If ON = 0 then an edge is required to restart the timer after ON = 1.

2: When TxTMR = TxPR then the next clock clears ON and stops TxTMR at 00h.

3: When TxTMR = TxPR then the next clock stops TxTMR at 00h but does not clear ON.

R/W/HC-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
GO	REPEAT	—	_		MODE<3:0>				
bit 7							bit 0		
Legend:									
HC = Bit is clea	ared by hardwa	are		HS = Bit is se	t by hardware				
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	1 as '0'			
u = Bit is uncha	anged	x = Bit is unkr	iown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets		
'1' = Bit is set		'0' = Bit is clea	ared	q = Value dep	ends on condit	tion			
bit 7	GO: GO Data 1 = Increment 0 = Increment	Acquisition bit ting, acquiring ting, acquiring	data is enableo data is disableo	d d					
bit 6	REPEAT: SM 1 = Repeat D 0 = Single Ac	T Repeat Acquate Acquate Acquisition quisition mode	iisition Enable mode is enabl is enabled	bit led					
bit 5-4	Unimplemen	ted: Read as ')'						
bit 3-0	MODE<3:0>	SMT Operatior	Mode Select	bits					
	1111 = Rese	rved							
	•								
	•								
	1011 = Rese	rved							
	1010 = Windo	owed counter							
	1001 = Galeo	ter							
	0111 = Captu	lire							
	0110 = Time	of flight							
	0101 = Gated	d windowed me	easure						
	0011 = High	and low time m	easurement						
	0010 = Perio	d and Duty-Cyo	cle Acquisition						
	0001 = Gated	d Timer							
	0000 = 1 imer								

REGISTER 25-2: SMT1CON1: SMT CONTROL REGISTER 1

REGISTER 25-7: SMT1TMRL: SMT TIMER REGISTER – LOW BYTE

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			SMT1T	MR<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0 SMT1TMR<7:0>: Significant bits of the SMT Counter – Low Byte

REGISTER 25-8: SMT1TMRH: SMT TIMER REGISTER – HIGH BYTE

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | SMT1TM | R<15:8> | | | |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SMT1TMR<15:8>: Significant bits of the SMT Counter – High Byte

REGISTER 25-9: SMT1TMRU: SMT TIMER REGISTER – UPPER BYTE

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			SMT1TM	R<23:16>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all	other Resets

bit 7-0 SMT1TMR<23:16>: Significant bits of the SMT Counter – Upper Byte

'0' = Bit is cleared

© 2017 Microchip Technology Inc.

'1' = Bit is set

31.13 Checksum (UART1 only)

This section does not apply to the LIN mode, which handles checksums automatically.

The transmit and receive checksum adders are enabled when the C0EN bit in the UxCON2 register is set. When enabled, the adders accumulate every byte that is transmitted or received. The accumulated sum includes the carry of the addition. Software is responsible for clearing the checksum registers before a transaction and performing the check at the end of the transaction.

The following is an example of how the checksum registers could be used in the asynchronous modes.

31.13.1 TRANSMIT CHECKSUM METHOD

- 1. Clear the UxTXCHK register.
- 2. Set the COEN bit.
- 3. Send all bytes of the transaction output.
- 4. Invert UxTXCHK and send the result as the last byte of the transaction.

31.13.2 RECEIVE CHECKSUM METHOD

- 1. Clear the UxRXCHK register.
- 2. Set the COEN bit.
- 3. Receive all bytes in the transaction including the checksum byte.
- 4. Set MSb of UxRXCHK if 7-bit mode is selected.
- 5. Add 1 to UxRXCHK.
- 6. If the result is '0', the checksum passes, otherwise it fails.

The CERIF checksum interrupt flag is not active in any mode other than LIN.

31.14 Collision Detection

External forces that interfere with the transmit line are detected in all modes of operation with collision detection. Collision detection is always active when RXEN and TXEN are both set.

When the receive input is connected to the transmit output through either the same I/O pin or external circuitry, a character will be received for every character transmitted. The collision detection circuit provides a warning when the word received does not match the word transmitted. The TXCIF flag in the UxERRIR register is used to signal collisions. This signal is only useful when the TX output is looped back to the RX input and everything that is transmitted is expected to be received. If more than one transmitter is active at the same time, it can be assumed that the TX word will not match the RX word. The TXCIF detects this mismatch and flags an interrupt. The TXCIF bit will also be set in DALI mode transmissions when the received bit is missing the expected mid-bit transition.

Collision detection is always active, regardless of whether or not the RX input is connected to the TX output. It is up to the user to disable the TXCIE bit when collision interrupts are not required.

The software overhead of unloading the receive buffer of transmitted data is avoided by setting the RUNOVF bit in UxCON2 and ignoring the receive interrupt and letting the receive buffer overflow. When the transmission is complete, prepare for receiving data by flushing the receive buffer (see Section 31.11.2, FIFO Reset) and clearing the RXFOIF overflow flag in the UxERRIR register.

31.15 RX/TX Activity Timeout

The UART works in conjunction with the HLT timers to monitor activity on the RX and TX lines. Use this feature to determine when there has been no activity on the receive or transmit lines for a user specified period of time.

To use this feature, set the HLT to the desired timeout period by a combination of the HLT clock source, timer prescale value, and timer period registers. Configure the HLT to reset on the UART TX or RX line and start the HLT at the same time the UART is started. UART activity will keep resetting the HLT to prevent a full HLT period from elapsing. When there has been no activity on the selected TX or RX line for longer than the HLT period then an HLT interrupt will occur signaling the timeout event.

For example, the following register settings will configure HLT2 for a 5 ms timeout of no activity on U1RX:

- T2PR = 0x9C (156 prescale periods)
- T2CLKCON = 0x05 (500 kHz internal oscillator)
- T2HLT = 0x04 (free running, reset on rising edge)
- T2RST = 0x15 (reset on U1RX)
- T2CON = 0xC0 (Timer2 on with 1:16 prescale)

32.0 SERIAL PERIPHERAL INTERFACE (SPI) MODULE

32.1 SPI Module Overview

The SPI (Serial Peripheral Interface) module is a synchronous serial data communication bus that operates in Full-Duplex mode. Devices communicate in a master/slave environment where the master device initiates the communication. A slave device is controlled through a Chip Select known as Slave Select. Example slave devices include serial EEPROMs, shift registers, display drivers, A/D converters, or another $PIC^{\mathbb{R}}$ device.

The SPI bus specifies four signal connections:

- Serial Clock (SCK)
- Serial Data Out (SDO)
- Serial Data IN (SDI)
- Slave Select (SS)

The SPI interface supports the following modes and features:

- Master mode
- Slave mode
- · Clock Polarity and Edge Select
- · SDI, SDO, and SS Polarity Control
- Separate Transmit and Receive Enables
- · Slave Select Synchronization
- Daisy-chain connection of slave devices
- Separate Transmit and Receive Buffers with 2-byte FIFO and DMA capabilities

Figure 32-1 shows the block diagram of the SPI module.

32.3.3 TRANSMIT AND RECEIVE FIFOS

The transmission and reception of data from the SPI module is handled by two FIFOs, one for reception and one for transmission (addressed by the SFRs SPIxRXB and SPIxTXB, respectively.). The TXFIFO is written by software and is read by the SPI module to shift the data onto the SDO pin. The RXFIFO is written by the SPI module as it shifts in the data from the SDI pin and is read by software. Setting the CLRBF bit of SPIxSTATUS resets the occupancy for both FIFOs, emptying both buffers. The FIFOs are also reset by disabling the SPI module.

Note: TXFIFO occupancy and RXFIFO occupancy simply refer to the number of bytes that are currently being stored in each FIFO. These values are used in this chapter to illustrate the function of these FIFOs and are not directly accessible through software.

The SPIxRXB register addresses the receive FIFO and is read-only. Reading from this register will read from the first FIFO location that was written to by hardware and decrease the RXFIFO occupancy. If the FIFO is empty, reading from this register will instead return a value of zero and set the RXRE (Receive Buffer Read Error) bit of the SPIxSTATUS register. The RXRE bit must then be cleared in software in order to properly reflect the status of the read error. When RXFIFO is full, the RXBF bit of the SPIxSTATUS register will be set. When the device receives data on the SDI pin, the receive FIFO may be written to by hardware and the occupancy increased, depending on the mode and receiver settings, as summarized in Table 32-1.

The SPIxTXB register addresses the transmit FIFO and is write-only. Writing to the register will write to the first empty FIFO location and increase the occupancy. If the FIFO is full, writing to this register will not affect the data and will set the TXWE bit of the SPIxSTATUS register. When the TXFIFO is empty, the TXBE bit of SPIxSTATUS will be set. When a data transfer occurs, data may be read from the first FIFO location written to and the occupancy decreases, depending on mode and transmitter settings, as summarized in Table 32-1 and Section 32.6.1 "Slave Mode Transmit options".

32.3.4 LSB VS. MSB-FIRST OPERATION

Typically, SPI communication is output Most-Significant bit first, but some devices/buses may not conform to this standard. In this case, the LSBF bit may be used to alter the order in which bits are shifted out during the data exchange. In both Master and Slave mode, the LSBF bit of SPIxCON0 controls if data is shifted MSb or LSb first. Clearing the bit (default) configures the data to transfer MSb first, which is traditional SPI operation, while setting the bit configures the data to transfer LSb first.

32.3.5 INPUT AND OUTPUT POLARITY BITS

SPIxCON1 has three bits that control the polarity of the SPI inputs and outputs. The SDIP bit controls the polarity of the SDI input, the SDOP bit controls the polarity of the SDO output, and the SSP bit controls the polarity of both the slave SS input and the master SS output. For all three bits, when the bit is clear, the input or output is active-high, and when the bit is set, the input or output is active-low. When the EN bit of SPIxCON0 is cleared, SS(out) and SCK(out) both revert to the inactive state dictated by their polarity bits. The SDO output state when the EN bit of SPIxCON0 is cleared is determined by several factors.

- When the associated TRIS bit for the SDO pin is cleared, and the SPI goes idle after a transmission, the SDO output will remain at the last bit level. The SDO pin will revert to the Idle state if EN is cleared.
- When the associated TRIS bit for the SDO pin is set, behavior varies in Slave and Master mode.
- In Slave mode, the SDO pin tri-states when:
- Slave Select is inactive,
- the EN bit of SPIxCON0 is cleared, or when
- the TXR bit of SPIxCON2 is cleared.
- In Master mode, the SDO pin tri-states when TXR = 0. When TXR = 1 and the SPI goes idle after a transmission, the SDO output will remain at the last bit level. The SDO pin will revert to the Idle state if EN is cleared.

ADC CLOCK PERIOD (TAD) Vs. DEVICE OPERATING FREQUENCIES^(1,4) TABLE 36-1:

ADC CI	lock Period (TAD)	Device Frequency (Fosc)							
ADC Clock Source	CS<5:0>	64 MHz	32 MHz	20 MHz	16 MHz	8 MHz	4 MHz	1 MHz	
Fosc/2	000000	31.25 ns ⁽²⁾	62.5 ns ⁽²⁾	100 ns ⁽²⁾	125 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	2.0 μs	
Fosc/4	000001	62.5 ns ⁽²⁾	125 ns ⁽²⁾	200 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	1.0 μs	4.0 μs	
Fosc/6	000010	125 ns ⁽²⁾	187.5 ns ⁽²⁾	300 ns ⁽²⁾	375 ns ⁽²⁾	750 ns ⁽²⁾	1.5 μs	6.0 μs	
Fosc/8	000011	187.5 ns ⁽²⁾	250 ns ⁽²⁾	400 ns ⁽²⁾	500 ns ⁽²⁾	1.0 μs	2.0 μs	8.0 μs	
Fosc/16	000111	250 ns ⁽²⁾	500 ns ⁽²⁾	800 ns ⁽²⁾	1.0 μs	2.0 μs	4.0 μs	16.0 μs ⁽³⁾	
Fosc/128	111111	2.0 μs	4.0 μs	6.4 μs	8.0 μs	16.0 μs ⁽³⁾	32.0 μs ⁽²⁾	128.0 μs ⁽²⁾	
FRC	CS(ADCON0<4>) = 1	1.0-6.0 μs	1.0-6.0 μs	1.0-6.0 μs	1.0-6.0 μs	1.0-6.0 μs	1.0-6.0 μs	1.0-6.0 μs	

Legend: Shaded cells are outside of recommended range. Note

See TAD parameter for FRC source typical TAD value. 1:

These values violate the required TAD time. 2:

3: Outside the recommended TAD time.

4: The ADC clock period (TAD) and total ADC conversion time can be minimized when the ADC clock is derived from the system clock Fosc. However, the FRC oscillator source must be used when conversions are to be performed with the device in Sleep mode.

FIGURE 36-2: ANALOG-TO-DIGITAL CONVERSION CYCLES



THE MICROCHIP WEBSITE

Microchip provides online support via our website at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://www.microchip.com/support