



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, HLVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 24x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-UQFN Exposed Pad
Supplier Device Package	28-UQFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f26k42-i-mx

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 4-2: PROGRAM FLASH MEMORY PARTITION

		Partition ⁽³⁾						
Region	Address	BBEN = 1 SAFEN = 1	<u>BBEN</u> = 1 SAFEN = 0	<u>BBEN</u> = 0 SAFEN = 1	BBEN = 0 SAFEN = 0			
	00 0000h • • • Last Boot Block Memory Address			BOOT BLOCK	BOOT BLOCK			
Program Flash Memory	Last Boot Block Memory Address ⁽¹⁾ + 1 • • • Last Program Memory Address ⁽²⁾ - 100h	APPLICATION BLOCK	BLOCK	APPLICATION	APPLICATION BLOCK			
	Last Program Memory Address ⁽²⁾ – FEh ⁽⁴⁾ ••• Last Program Memory Address ⁽²⁾		STORAGE AREA FLASH	BLOCK	STORAGE AREA FLASH			

Note 1: Last Boot Block Memory Address is based on BBSIZE<2:0>, see Table 5-1.

2: For Last Program Memory Address, see Table 4-1.

3: Refer to Register 5-7: Configuration Word 4L for BBEN and SAFEN definitions.

4: Storage area Flash is implemented as the last 128 Words of User Flash.

4.5 Data Memory Organization

Data memory in PIC18F26/27/45/46/47/55/56/57K42 devices is implemented as static RAM. Each register in the data memory has a 14-bit address, allowing up to 16384 bytes of data memory. The memory space is divided into 64 banks that contain 256 bytes each. Figure 4-3 shows the data memory organization for the PIC18F26/27/45/46/47/55/56/57K42 devices in this data sheet.

The data memory contains Special Function Registers (SFRs) and General Purpose Registers (GPRs). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratchpad operations in the user's application. Any read of an unimplemented location will read as '0's.

The instruction set and architecture allow operations across all banks. The entire data memory may be accessed by Direct, Indirect or Indexed Addressing modes. Addressing modes are discussed later in this subsection.

To ensure that commonly used registers (select SFRs and GPRs) can be accessed in a single cycle, PIC18 devices implement an Access Bank. This is a 256-byte memory space that provides fast access to some SFRs and the lower portion of GPR Bank 0 without using the Bank Select Register (BSR). **Section 4.5.4 "Access Bank"** provides a detailed description of the Access RAM.

4.5.1 BANK SELECT REGISTER (BSR)

Large areas of data memory require an efficient addressing scheme to make rapid access to any address possible. Ideally, this means that an entire address does not need to be provided for each read or write operation. For PIC18 devices, this is accomplished with a RAM banking scheme. This divides the memory space into 64 contiguous banks of 256 bytes. Depending on the instruction, each location can be addressed directly by its full 14-bit address, or an 8-bit low-order address and a 6-bit Bank Select Register.

This SFR holds the six Most Significant bits of a location address; the instruction itself includes the eight Least Significant bits. Only the six lower bits of the BSR are implemented (BSR<5:0>). The upper two bits are unused; they will always read '0' and cannot be written to. The BSR can be loaded directly by using the MOVLB instruction.

The value of the BSR indicates the bank in data memory; the eight bits in the instruction show the location in the bank and can be thought of as an offset from the bank's lower boundary. The relationship between the BSR's value and the bank division in data memory is shown in Figure 4-3.

Since up to 64 registers may share the same low-order address, the user must always be careful to ensure that the proper bank is selected before performing a data read or write. For example, writing what should be program data to an 8-bit address of F9h while the BSR is 3Fh will end up corrupting the program counter.

While any bank can be selected, only those banks that are actually implemented can be read or written to. Writes to unimplemented banks are ignored, while reads from unimplemented banks will return '0's. Even so, the STATUS register will still be affected as if the operation was successful. The data memory maps in Figure 4-3 indicate which banks are implemented.



R-0/0	R-0/0	R-0/0	R-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0
I2C1RXIF	(2) SPI1IF ⁽³⁾	SPI1TXIF ⁽⁴⁾	SPI1RXIF ⁽⁴⁾	DMA1AIF	DMA10RIF	DMA1DCNTIF	DMA1SCNTIF
bit 7							bit 0
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimplem	ented bit, read	as '0'	
u = Bit is u	inchanged	x = Bit is unk	nown	-n/n = Value at	POR and BOF	R/Value at all othe	er Resets
'1' = Bit is	set	'0' = Bit is cle	ared	HS = Hardward	e set		
bit 7	12C1RXIF: I	² C1 Receive Ir thas occurred	nterrupt Flag b	_{bit} (2)			
bit 6	SPI1IF: SPI 1 = Interrup 0 = Interrup	1 Interrupt Flag t has occurred t event has no	g bit ⁽³⁾ t occurred				
bit 5	SPI1TXIF: S 1 = Interrup 0 = Interrup	SPI1 Transmit I It has occurred It event has no	nterrupt Flag t occurred	bit ⁽⁴⁾			
bit 4	SPI1RXIF: \$ 1 = Interrup 0 = Interrup	SPI1 Receive In thas occurred teventhas no	nterrupt Flag I t occurred	bit ⁽⁴⁾			
bit 3	DMA1AIF: [1 = Interrup 0 = Interrup	DMA1 Abort Int t has occurred t event has no	errupt Flag bi (must be clea t occurred	t ared by software	2)		
bit 2	DMA1ORIF 1 = Interrup 0 = Interrup	DMA1 Overru thas occurred teventhas no	in Interrupt Fla (must be clea t occurred	ag bit ared by software	9)		
bit 1	DMA1DCN1 1 = Interrup 0 = Interrup	FIF: DMA1 Des t has occurred t event has no	tination Coun (must be clea t occurred	t Interrupt Flag ared by software	bit e)		
bit 0	DMA1SCN1 1 = Interrup 0 = Interrup	TF: DMA1 Sound thas occurred of event has not	rce Count Inte (must be clea t occurred	errupt Flag bit ared by software	2)		
Note 1:	Interrupt flag bi enable bit, or th prior to enabling	ts get set wher e global enable g an interrupt.	an interrupt o bit. User soft	condition occurs ware should en:	s, regardless of sure the approp	the state of its co priate interrupt fla	orresponding Ig bits are clear
2:	I2CxTXIF and I register must be	2CxRXIF are r e set.	ead-only bits.	To clear the inte	errupt condition	, the CLRBF bit i	in I2CxSTAT1
3:	SPIXIE is a read	d-only bit. To cl	ear the interru	upt condition, all	bits in the SPI	xINTF register m	lust be cleared.

REGISTER 9-5: PIR2: PERIPHERAL INTERRUPT REGISTER 2⁽¹⁾

4: SPIxTXIF and SPIxRXIF are read-only bits and cannot be set/cleared by the software.

R/W/HS-0/	0 R/W/HS-0/0	R/W/HS-0/0	U-0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0
CLC1IF	CWG1IF	NCO1IF	-	CCP1IF	TMR2IF	TMR1GIF	TMR1IF
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable I	oit	U = Unimplen	nented bit, read	as '0'	
u = Bit is un	changed	x = Bit is unkn	own	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is s	et	'0' = Bit is clea	ared	HS = Bit is se	t in hardware		
bit 7	CLC1IF: CLC	1 Interrupt Flag	g bit				
	1 = Interrupt	has occurred (r	nust be clear	ed by software)		
	0 = Interrupt	event has not o	occurred				
bit 6	CWG1IF: CW	G1 Interrupt FI	ag bit				
	1 = Interrupt	has occurred (r	nust be clear	ed by software)		
L:1 F							
DILD		Di interrupt Fla	ig bit must be clear	ad by coffware	N N		
	0 = Interrupt	event has not o	nust be clear	ed by soltware)		
bit 4	Unimplemen	ted: Read as ')'				
bit 3	CCP1IF: CCF	P1 Interrupt Flag	a bit				
	1 = Interrupt	has occurred (r	nust be clear	ed by software)		
	0 = Interrupt	event has not o	occurred	5	,		
bit 2	TMR2IF: TMF	R2 Interrupt Fla	g bit				
	1 = Interrupt	has occurred (r	nust be clear	ed by software)		
	0 = Interrupt	event has not c	occurred				
bit 1	TMR1GIF: TN	/IR1 Gate Inter	rupt Flag bit				
	1 = Interrupt	has occurred (r	nust be clear	ed by software)		
hit O							
DILU	1 = Interrupt	has occurred (r	y DIL Must be clear	ed by software)		
	0 = Interrupt	event has not o	ccurred	cu by soltware)		
Note 1: In	nterrupt flag bits g enable bit, or the g	et set when an lobal enable bi	interrupt con t. User softwa	dition occurs, r are should ensu	egardless of the ire the appropri	e state of its con ate interrupt fla	rresponding Ig bits are
C	ciear prior to enabl	ing an interrupt					

REGISTER 9-7: PIR4: PERIPHERAL INTERRUPT REGISTER 4⁽¹⁾

		•••	•••	•••	•••	
	-	—	_	-	_	IVTLOCKED ^(1,2)
bit 7						bit 0

REGISTER 9-42: IVTLOCK: INTERRUPT VECTOR TABLE LOCK REGISTER

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-1 Unimplemented: Read as '0'

bit 0 IVTLOCKED: IVT Registers Lock bits^(1,2) 1 = IVTBASE Registers are locked and cannot be written 0 = IVTBASE Registers can be modified by write operations

Note 1: The IVTLOCK bit can only be set or cleared after the unlock sequence in Example 9-1.
2: If IVT1WAY = 1, the IVTLOCK bit cannot be cleared after it has been set. See Register 5-3.

REGISTER 9-43: SHADCON: SHADOW CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0
—	—	-	—	—	—	_	SHADLO
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-1 Unimplemented: Read as '0'

bit 0 SHADLO: Interrupt Shadow Register Access Switch bit

0 = Access Main Context for Interrupt Shadow Registers

1 = Access Low-Priority Interrupt Context for Interrupt Shadow Registers

14.5 CRC Check Value

The CRC check value will be located in the CRCACC registers after the CRC calculation has finished. The check value will depend on two mode settings of the CRCCON0 register: ACCM and SHIFTM. When the ACCM bit is set, the CRC module augments the data with a number of zeros equal to the length of the polynomial to align the final check value. When the ACCM bit is not set, the CRC will stop at the end of the data. A number of zeros equal to the length of the polynomial can then be entered into CRCDAT to find the same check value as augmented mode. Alternatively, the expected check value can be entered at this point to make the final result equal '0'.

When the CRC check value is computed with the SHIFTM bit set, selecting LSb first, and the ACCM bit is also set, then the final value in the CRCACC registers will be reversed such that the LSb will be in the MSb position and vice versa. This is the expected check value in bit reversed form. If you are creating a check value to be appended to a data stream, then a bit reversal must be performed on the final value to achieve the correct checksum. You can use the CRC to do this reversal by the following method:

- Save the CRCACC value in user RAM space
- Clear the CRCACC registers
- Clear the CRCXOR registers
- Write the saved CRCACC value to the CRCDAT input.

The properly oriented check value will be in the CRCACC registers as the result.

14.6 CRC Interrupt

The CRC will generate an interrupt when the BUSY bit transitions from 1 to 0. The CRCIF Interrupt Flag is set every time the BUSY bit transitions, regardless of whether or not the CRC interrupt is enabled. The CRCIF bit can only be cleared in software.

14.7 Configuring the CRC

The following steps illustrate how to properly configure the CRC.

- Determine if the automatic program memory scan will be used with the scanner or manual calculation through the SFR interface and perform the actions specified in Section 14.4 "CRC Data Sources", depending on which decision was made.
- 2. If desired, seed a starting CRC value into the CRCACCH/L registers.
- 3. Program the CRCXORH/L registers with the desired generator polynomial.
- Program the DLEN<3:0> bits of the CRCCON1 register with the length of the data word - 1 (refer to Example 14-1). This determines how many times the shifter will shift into the accumulator for each data word.
- Program the PLEN<3:0> bits of the CRCCON1 register with the length of the polynomial -2 (refer to Example 14-1).
- 6. Determine whether shifting in trailing zeros is desired and set the ACCM bit of the CRCCON0 register appropriately.
- 7. Likewise, determine whether the MSb or LSb should be shifted first and write the SHIFTM bit of the CRCCON0 register appropriately.
- 8. Write the GO bit of the CRCCON0 register to begin the shifting process.
- 9a. If manual SFR entry is used, monitor the FULL bit of the CRCCON0 register. When FULL = 0, another word of data can be written to the CRCDATH/L registers, keeping in mind that CRCDATH should be written first if the data has more than eight bits, as the shifter will begin upon the CRCDATL register being written.
- 9b. If the scanner is used, the scanner will automatically load words into the CRCDATH/L registers as needed, as long as the GO bit is set.
- 10a. If manual entry is used, monitor the CRCIF (and BUSY bit to determine when the completed CRC calculation can be read from CRCACCH/L registers.
- 10b.If using the memory scanner, monitor the SCANIF (or the GO bit) for the scanner to finish pushing information into the CRCDAT registers. After the scanner is completed, monitor the BUSY bit to determine that the CRC has been completed and the check value can be read from the CRCACC registers. If both the interrupt flags are set and the BUSY and GO bits are cleared, the completed CRC calculation can be read from the CRCACCH/L registers.

TABLE 15-6: EXAMPLE DMA USE CASE TABLE

Source Module	Source Register(s)	Destination Module	Destination Register(s)	DCHxSIRQ	Comment
Signal Measurement Timer	SMTxCPW[U:H:L]	GPR	GPR[x,y,z]	SMTxPWAIF	Store Captured Pulse-width values
(SMT)	SMTxCPR[U:H:L]			SMTxPRAIF	Store Captured Period values
GPR/SFR/Program Flash/Data EEPROM	MEMORY[x,y]	TMR0	TMR0[H:L]	TMR0IF	Use as a Timer0 reload for custom 16-bit value
GPR/SFR/ Program Flash/Data EEPROM	MEMORY[x]	TMR0	PR0	ANY	Update TMR0 frequency based on a specific trigger
GPR/SFR/ Program Flash/Data EEPROM	MEMORY[x,y]	TMR1	TMR1[H:L]	TMR1IF	Use as a Timer1 reload for custom 16-bit value
TMR1	TMR1[H:L]	GPR	GPR[x,y]	TMR1GIF	Use TMR1 Gate interrupt flag to read data out of TMR1 register
GPR/SFR/ Program Flash/Data EEPROM	MEMORY[x]	TMR2	PR2	TMR2IF	
GPR/SFR/ Program Flash/Data EEPROM	MEMORY[x,y,z]	TMR2 CCP or PWM	PR2 CCPR[H:L] or PWMDC[H:L]	ANY	Frequency generator with 50% duty cycle look up table
ССР	CCPR[H:L]	GPR	GPR[x,y]	CCPxIF	Move data from CCP 16b Capture
GPR/SFR/ Program Flash/Data EEPROM	MEMORY[x,y]	CCP	CCPR[H:L]	ANY	Load Compare value or PWM values into the CCP
GPR/SFR/ Program Flash/Data EEPROM	MEMORY [x,y,z,u,v,w]	CCPx CCPy CCPz	CCPxR[H:L] CCPyR[H:L] CCPzR[H:L]	ANY	Update multiple PWM values at the same time e.g. 3-phase motor control
GPR/SFR/ Program Flash/Data EEPROM	MEMORY[x,y,z]	NCO	NCOxINC[U:H:L]	ANY	Frequency Generator look-up table
GPR/SFR/ Program Flash/Data EEPROM	MEMORY[x]	DAC	DACxCON0	ANY	Update DAC values
GPR/SFR/ Program Flash/Data EEPROM	MEMORY[x]	OSCTUNE	OSCTUNE	ANY	Automated Frequency dithering

15.10 Reset

The DMA registers are set to the default state on any Reset. The registers are also reset to the default state when the enable bit is cleared (DMA1CON1bits.EN=0).

15.11 Power Saving Mode Operation

The DMA utilizes system clocks and it is treated as a peripheral when it comes to power saving operations. Like other peripherals, the DMA also uses Peripheral Module Disable bits to further tailor its operation in low-power states.

15.11.1 SLEEP MODE

When the device enters Sleep mode, the system clock to the module is shut down, therefore no DMA operation is supported in Sleep. Once the system clock is disabled, the requisite read and write clocks are also disabled, without which the DMA cannot perform any of its tasks.

Any transfers that may be in progress are resumed on exiting from Sleep mode. Register contents are not affected by the device entering or leaving Sleep mode. It is recommended that DMA transactions be allowed to finish before entering Sleep mode.

15.11.2 IDLE MODE

In IDLE mode, all of the system clocks (including the read and write clocks) are still operating but the CPU is not using them to save power.

Therefore, every instruction cycle is available to the system arbiter and if the bubble is granted to the DMA, it may be utilized to move data.

15.11.3 DOZE MODE

Similar to the Idle mode, the CPU does not utilize all of the available instruction cycles slots that are available to it in order to save power. It only executes instructions based on its settings from the Doze settings.

Therefore, every instruction not used by the CPU is available for system arbitration and may be utilized by the DMA if granted by the arbiter.

15.11.4 PERIPHERAL MODULE DISABLE

The Peripheral Module Disable (PMD) registers provide a method to disable DMA by gating all clock sources supplied to it. The respective DMAxMD bit needs to be set in order to disable the DMA.

15.12 DMA Register Interfaces

The DMA can transfer data to any GPR or SFR location. For better user accessibility, some of the more commonly used SFR spaces have their Mirror registers placed in Bank 64 (0x4000-0x40FF). These Mirror registers can be only accessed through the DMA Source and Destination Address registers. Refer to Table 4-3 for details about Bank 64 Registers.

U-0	U-0	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u
	_			RxyPP	S<5:0>		
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable b	bit	U = Unimple	mented bit, rea	ıd as '0'	
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other F							other Resets
'1' = Bit is set		ʻ0' = Bit is clea	ired				

REGISTER 17-2: RxyPPS: PIN Rxy OUTPUT SOURCE SELECTION REGISTER

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RxyPPS<5:0>:** Pin Rxy Output Source Selection bits See Table 17-2 for the list of available ports.



2: In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge of the clock.

FIGURE 21-4: TIMER1/3/5 GATE ENABLE MODE





FIGURE 26-14: CWG SHUTDOWN BLOCK DIAGRAM

PIC18(L)F26/27/45/46/47/55/56/57K42

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
G3D4T	G3D4N	G3D3T	G3D3N	G3D2T	G3D2N	G3D1T	G3D1N
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	l as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value	at POR and BO	R/Value at all c	ther Resets
'1' = Bit is set		'0' = Bit is cle	ared				
bit 7	G3D4T: Gate	2 Data 4 True	(noninverted)	bit			
	1 = CLCIN3	(true) is gated i	nto CLCx Gal	te 2			
h # 0		(true) is not ga	ted into CLCX				
DIT 6		e 2 Data 4 Nega	ated (inverted				
	1 = CLCIN3 0 = CLCIN3	(inverted) is ga	t gated into CLCX	I Cx Gate 2			
bit 5	G3D3T: Gate	2 Data 3 True	(noninverted)	bit			
	1 = CLCIN2	(true) is gated i	nto CLCx Gat	te 2			
	0 = CLCIN2	(true) is not ga	ted into CLCx	Gate 2			
bit 4	G3D3N: Gate	e 2 Data 3 Neg	ated (inverted) bit			
	1 = CLCIN2	(inverted) is ga	ted into CLCx	Gate 2			
	0 = CLCIN2	(inverted) is no	t gated into C	LCx Gate 2			
bit 3	G3D2T: Gate	2 Data 2 True	(noninverted)	bit			
	1 = CLCIN1	(true) is gated i	Into CLCX Gat	te 2 Gate 2			
hit 2	G3D2N: Gate	(ilue) is not ga	ated (inverted) bit			
	1 = CLCIN1	(inverted) is da	ted into CI Cx	Gate 2			
	0 = CLCIN1	(inverted) is no	t gated into C	LCx Gate 2			
bit 1	G3D1T: Gate	2 Data 1 True	(noninverted)	bit			
	1 = CLCIN0	(true) is gated i	into CLCx Gat	te 2			
	0 = CLCIN0	(true) is not ga	ted into CLCx	Gate 2			
bit 0	G3D1N: Gate	e 2 Data 1 Nega	ated (inverted) bit			
	1 = CLCINO	(inverted) is ga	ted into CLCx	Gate 2			
	0 = CLCINO	(invertea) is no	t gated into C	LUX Gate 2			

REGISTER 27-9: CLCxGLS2: GATE 2 LOGIC SELECT REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
G4D4T	G4D4N	G4D3T	G4D3N	G4D2T	G4D2N	G4D1T	G4D1N
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value	at POR and BO	R/Value at all c	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	G4D4T: Gate	3 Data 4 True	(non-inverted) bit			
	1 = CLCIN3	(true) is gated i	nto CLCx Gat	te 3			
		(true) is not gat	ed into CLCX	Gate 3			
bit 6	G4D4N: Gate	e 3 Data 4 Nega	ated (inverted) bit			
	1 = CLCIN3 0 = CLCIN3	(inverted) is ga	t gated into CLCX	LCx Gate 3			
bit 5	G4D3T: Gate	3 Data 3 True	(non-inverted) bit			
	1 = CLCIN2	(true) is gated i	nto CLCx Gat	te 3			
	0 = CLCIN2	(true) is not gat	ed into CLCx	Gate 3			
bit 4	G4D3N: Gate	e 3 Data 3 Nega	ated (inverted)) bit			
	1 = CLCIN2	(inverted) is ga	ted into CLCx	Gate 3			
	0 = CLCIN2	(inverted) is no	t gated into C	LCx Gate 3			
bit 3	G4D2T: Gate	3 Data 2 True	(non-inverted) bit			
	1 = CLCIN1 0 = CLCIN1	(true) is gated i (true) is not gat	nto CLCX Gat red into CLCx	ie 3 Gate 3			
bit 2	G4D2N: Gate	3 Data 2 Nega	ated (inverted)) bit			
Sit 2	1 = CLCIN1	(inverted) is ga	ted into CLCx	Gate 3			
	0 = CLCIN1	(inverted) is no	t gated into C	LCx Gate 3			
bit 1	G4D1T: Gate	4 Data 1 True	(non-inverted) bit			
	1 = CLCIN0	(true) is gated i	nto CLCx Gat	te 3			
	0 = CLCIN0	(true) is not gat	ed into CLCx	Gate 3			
bit 0	G4D1N: Gate	e 3 Data 1 Nega	ated (inverted) bit			
	1 = CLCINO	(inverted) is ga	ted into CLCx	Gate 3			
			i yaleu inito C				

REGISTER 27-10: CLCxGLS3: GATE 3 LOGIC SELECT REGISTER

REGISTER 36-15: ADCNT: ADC REPEAT COUNTER REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			CNT	<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimpler	nented bit, read	d as '0'		
u = Bit is unchanged		x = Bit is unkno	own	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is set '0' = B		'0' = Bit is clea	red				

bit 7-0 **CNT<7:0>**: ADC Repeat Count bits Counts the number of times that the ADC has been triggered and is used along with CNT to determine when the error threshold is checked when the computation is Low-pass Filter, Burst Average, or Average modes. See Table Table 36-2 for more details.

REGISTER 36-16: ADFLTRH: ADC FILTER HIGH BYTE REGISTER

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x		
FLTR<15:8>									
bit 7									

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **FLTR<15:8>**: ADC Filter Output Most Significant bits In Accumulate, Average, and Burst Average mode, this is equal to ACC right shifted by the ADCRS bits of ADCON2. In LPF mode, this is the output of the Low-pass Filter.

REGISTER 36-17: ADFLTRL: ADC FILTER LOW BYTE REGISTER

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
			FLTR	<7:0>			
bit 7							bit 0
Logond							

Resets

bit 7-0 **FLTR<7:0>**: ADC Filter Output Least Significant bits In Accumulate, Average, and Burst Average mode, this is equal to ACC right shifted by the ADCRS bits of ADCON2. In LPF mode, this is the output of the Low-pass Filter.

© 2017 Microchip Technology Inc.

39.1 Operation

When the HLVD module is enabled, a comparator uses an internally generated voltage reference as the set point. The set point is compared with the trip point, where each node in the resistor divider represents a trip point voltage. The "trip point" voltage is the voltage level at which the device detects a high or low-voltage event, depending on the configuration of the module.

When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the internal reference voltage generated by the voltage reference module. The comparator then generates an interrupt signal by setting the HLVDIF bit.

The trip point voltage is software programmable to any of SEL<3:0> bits (HLVDCON1<3:0>).





FIGURE 41-2:	General Fo	rmat for Instruc	tions (2/2)					
Cor	Control operations							
CAL	CALL, GOTO and Branch operations							
	15	8 7 0						
	OPCODI	E n<7:0> (lite	ral)	GOTO Label				
	15 12 11		0					
	1111	n<19:8> (literal)						
	n = 20-bit immed	liate value						
1	5	8 7	0					
	OPCODE	S n<7:0> (litera	I)	CALL MYFUNC				
1	5 12 11	•••	0					
	1111	n<19:8> (literal)						
-	S = Fa	st bit						
	F 44	10	0					
- -	5 11	10	0					
	OPCODE	n<10:0> (literal)		BRA MYFUNC				
1	5	8 7	0					
	OPCODE	n<7:0> (literal)		BC MYFUNC				
		•						

BNC	;	Branch if Not Carry		BNN	Branch if Not Negative				
Synta	ax:	BNC n		Syntax:	BNN n				
Oper	ands:	-128 ≤ n ≤ 1	27		Operands:	-128 < n < 127			
Operation:		if CARRY bit is '0' (PC) + 2 + 2n \rightarrow PC			Operation:	if NEGATIVE bit is '0' (PC) + 2 + 2n \rightarrow PC			
Statu	s Affected:	None			Status Affected:	None			
Enco	ding:	1110	0011 nn	nn nnnn	Encoding:	1110	0111 nn	nn nnnn	
Description:		If the CARRY bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a 2-cycle instruction.			Description:	If the NEGATIVE bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a 2-cycle instruction.			
Word	ls:	1			Words:	1			
Cycle	es:	1(2)		Cycles:	1(2)				
Q C If Ju	ycle Activity: mp:			Q Cycle Activity: If Jump:					
	Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4	
	Decode	Read literal 'n'	Process Data	Write to PC	Decode	Read literal 'n'	Process Data	Write to PC	
	No	No	No	No	No	No	No	No	
	operation	operation	operation	operation	operation	ion operation operation		operation	
lf No	o Jump:			<u>.</u>	If No Jump:			•	
	Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4	
	Decode	read literal	Process Data	operation	Decode	read literal	Data	operation	
<u>Exan</u>	<u>nple</u> :	HERE	BNC Jump		Example:	HERE	BNN Jump	390.0001	
	Before Instruction			Before Instruc	Before Instruction				
PC = address (HERE) After Instruction If CARRY = 0; PC = address (Jump) If CARRY = 1;			PC After Instructi If NEGA PC If NEGA	PC = address (HERE) After Instruction If NEGATIVE = 0; PC = address (Jump) If NEGATIVE = 1;					

43.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

43.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

FIGURE 44-13: CAPTURE/COMPARE/PWM TIMINGS (CCP)



TABLE 44-22: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP)

Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$									
Param No.	Sym.	Characteri	Min.	Тур†	Max.	Units	Conditions		
CC01*	TccL	CCPx Input Low Time	No Prescaler	0.5Tcy + 20	—	— /	ns		
			With Prescaler	20	-	_<	_ns		
CC02*	TccH	CCPx Input High Time	No Prescaler	0.5Tcy + 20	_	_ \	ns		
			With Prescaler	20		_	∖ns∕	X	
CC03*	TccP	CCPx Input Period		<u>3Tcy + 40</u> N	<	\mathbb{X}	ns	N = prescale value	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

© 2017 Microchip Technology Inc.