



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, HLVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 24x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f26k42-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

7.5 Register Definitions: Oscillator Control

REGISTER 7-1: OSCCON1: OSCILLATOR CONTROL REGISTER 1

U-0	R/W-f/f	R/W-f/f	R/W-f/f	R/W-q/q	R/W-q/q	R/W-q/q	R/W-q/q
_	NOSC<2:0>			NDIV<3:0>			
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	f = determined by Configuration bit setting
		q = Reset value is determined by hardware

bit 7	Unimplemented: Read as '0'
-------	----------------------------

- 2: If NOSC is written with a reserved value (Table 7-1), the operation is ignored and neither NOSC nor NDIV is written.
 - **3:** When CSWEN = 0, this register is read-only and cannot be changed from the POR value.

BSTOSC	SI	FR Reset Values	Initial Ford Fragueney				
K3103C	NOSC/COSC	CDIV	OSCFRQ				
111	111	1:1		EXTOSC per FEXTOSC			
110	110	4:1		Fosc = 1 MHz (4 MHz/4)			
101	101	1:1	4 MHZ	LFINTOSC			
100	100	1:1		SOSC			
011			Reserved	ł			
010	010	1:1	4 MHz	EXTOSC + 4xPLL ⁽¹⁾			
001		Reserved					
000	110	1:1	1:1 64 MHz Fosc = 64 MHz				

TABLE 7-2: DEFAULT OSCILLATOR SETTINGS

Note 1: EXTOSC must meet the PLL specifications (Table 44-11).

bit 6-4NOSC<2:0>: New Oscillator Source Request bitsThe setting requests a source oscillator and PLL combination per Table 7-1.
POR value = RSTOSC (Register 5-1).bit 3-0NDIV<3:0>: New Divider Selection Request bits

The setting determines the new postscaler division ratio per Table 7-1.

Note 1: The default value (f/f) is determined by the RSTOSC Configuration bits. See Table 7-2 below.

U-0	R-f/f	R-f/f	R-f/f	R-f/f	R-f/f	R-f/f	R-f/f
—		COSC<2:0>			CDIV	<3:0>	
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable b	bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is uncha	anged	x = Bit is unkn	own	-n/n = Value a	at POR and BO	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ired				

REGISTER 7-2: OSCCON2: OSCILLATOR CONTROL REGISTER 2

bit 7	Unimplemented: Read as '0'
bit 6-4	COSC<2:0>: Current Oscillator Source Select bits (read-only) ⁽¹⁾
	Indicates the current source oscillator and PLL combination per Table 7-1.
bit 3-0	CDIV<3:0>: Current Divider Select bits (read-only) ⁽¹⁾
	Indicates the current postscaler division ratio per Table 7-1.

Note 1: The POR value is the value present when user code execution begins.

REGISTER 7-3: OSCCON3: OSCILLATOR CONTROL REGISTER 3

R/W/HC-0/0	R/W-0/0	U-0	R-0/0	R-0/0	U-0	U-0	U-0
CSWHOLD	SOSCPWR	—	ORDY	NOSCR	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HC = Bit is cleared by hardware

bit 7	CSWHOLD: Clock Switch Hold bit
	 1 = Clock switch will hold (with interrupt) when the oscillator selected by NOSC is ready 0 = Clock switch may proceed when the oscillator selected by NOSC is ready; NOSCR becomes '1', the switch will occur
bit 6	SOSCPWR: Secondary Oscillator Power Mode Select bit
	1 = Secondary oscillator operating in High-Power mode
	0 = Secondary oscillator operating in Low-Power mode
bit 5	Unimplemented: Read as '0'
bit 4	ORDY: Oscillator Ready bit (read-only)
	1 = OSCCON1 = OSCCON2; the current system clock is the clock specified by NOSC
	0 = A clock switch is in progress
bit 3	NOSCR: New Oscillator is Ready bit (read-only) ⁽¹⁾
	1 = A clock switch is in progress and the oscillator selected by NOSC indicates a "ready" condition
	0 = A clock switch is not in progress, or the NOSC-selected oscillator is not yet ready
bit 2-0	Unimplemented: Read as '0'
Note 1:	If CSWHOLD = 0, the user may not see this bit set because, when the oscillator becomes ready there

Note 1: If CSWHOLD = 0, the user may not see this bit set because, when the oscillator becomes ready there may be a delay of one instruction clock before this bit is set. The clock switch occurs in the next instruction cycle and this bit is cleared.

R-0/0	R-0/0	U-0	U-0	U-0	U-0	U-0	U-0
STAT<1:0>		—	—	—	—	—	—
bit 7							bit 0
Legend:							
HC = Bit is clea	ared by hardwa	are					
						(0)	

REGISTER 9-2: INTCON1: INTERRUPT CONTROL REGISTER 1

HC = Bit is cleared by hardwareR = Readable bitW = Writable bitu = Bit is unchangedx = Bit is unknown'1' = Bit is set'0' = Bit is clearedq = Value depends on condition

bit 7-6 STAT<1:0>: Interrupt State Status bits

11 = High priority ISR executing, high priority interrupt was received while a low priority ISR was executing

10 = High priority ISR executing, high priority interrupt was received in main routine

01 = Low priority ISR executing, low priority interrupt was received in main routine

00 = Main routine executing

bit 5-0 Unimplemented: Read as '0'

TABLE 13-2: TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS

Example	Operation on Table Pointer
TBLRD* TBLWT*	TBLPTR is not modified
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write

FIGURE 13-3:

TABLE POINTER BOUNDARIES BASED ON OPERATION



PIC18(L)F26/27/45/46/47/55/56/57K42

FIGURE 15-3: DMA COUNTERS BLOCK DIAGRAM



Table 15-2 has a few examples of configuring DMAMessage sizes.

TABLE 15-2:	EXAMPLE	E MESSAGE SIZE	TABLE	
Operat	ion	Framplo	SCNT	DONT

Operation	Example	SCNT	DCNT	Comments
Read from single SFR location to RAM	U1RXB	1	Ν	N equals the number of bytes desired in the destination buffer. N >= 1.
Write to single SFR location from RAM	U1TXB	N 1 N equals the r source buffer.		N equals the number of bytes desired in the source buffer. N >= 1.
	ADRES[H:L]	2	2*N	N equals the number of ADC results to be stored in memory. N>= 1
Read from multiple SFR location	TMR1[H:L]	2	2*N	N equals the number of TMR1 Acquisition results to be stored in memory. N>= 1
	SMT1CPR[U:H:L]	3	3*N	N equals the number of Capture Pulse Width measurements to be stored in memory. N>= 1
Write to Multiple SFR regis-	PWMDC[H:L]	2*N	2	N equals the number of PWM duty cycle val- ues to be loaded from a memory table. N>= 1
ters	All ADC registers	N*31	31	Using the DMA to transfer a complete ADC context from RAM to the ADC registers.N>= 1

EXAMPLE 16-2: INITIALIZING PORTE

CLRF	PORTE	;Initialize PORTE by ;clearing output
CLRF	LATE	;data latches ;Alternate method
		;to clear output ;data latches
CLRF	ANSELE	;Configure analog pins ;for digital only
MOVLW	05h	;Value used to ;initialize data ;direction
MOVWF	TRISE	;Set RE<0> as input ;RE<1> as output ;RE<2> as input

16.3.2 PORTE ON 28-PIN DEVICES

For PIC18(L)F26/27K42 devices, PORTE is only available when Master Clear functionality is disabled (MCLRE = 0). In this case, PORTE is a single bit, inputonly port comprised of RE3 only. The pin operates as previously described. RE3 in PORTE register is a readonly bit and will read '1' when MCLRE = 1 (i.e., Master Clear enabled).

16.3.3 RE3 WEAK PULL-UP

The port RE3 pin has an individually controlled weak internal pull-up. When set, the WPUE3 bit enables the RE3 pin pull-up. When the RE3 port pin is configured as \overline{MCLR} , (CONFIG2L, MCLRE = 1 and CONFIG4H, LVP = 0), or configured for Low-Voltage Programming, (MCLRE = x and LVP = 1), the pull-up is always enabled and the WPUE3 bit has no effect.

16.3.4 INTERRUPT-ON-CHANGE

The interrupt-on-change feature is available only on the RE3 pin of PORTE for all devices. If MCLRE = 1 or LVP = 1, RE3 port functionality is disabled and interrupt-on-change on RE3 is not available. For further details refer to Section 18.0 "Interrupt-on-Change".

PIC18(L)F26/27/45/46/47/55/56/57K42

				-			
R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
PWM8MD	PWM7MD	PWM6MD	PWM5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD
bit 7	•	•					bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
u = Bit is unch	nanged	x = Bit is unkr	iown	-n/n = Value a	t POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is clea	ared	q = Value dep	ends on condit	tion	
bit 7	PWM8MD: Di 1 = PWM8 m 0 = PWM8 n	sable Pulse-W odule disabled nodule enabled	idth Modulator	PWM8 bit			
bit 6	PWM7MD: Di 1 = PWM7 m 0 = PWM7 n	sable Pulse-W odule disabled nodule enabled	idth Modulator	PWM7 bit			
bit 5	PWM6MD: Di 1 = PWM6 m 0 = PWM6 n	sable Pulse-W odule disabled nodule enabled	idth Modulator	PWM6 bit			
bit 4	PWM5MD: Di 1 = PWM5 m 0 = PWM5 n	sable Pulse-W odule disabled nodule enabled	idth Modulator	PWM5 bit			
bit 3	bit 3 CCP4MD: Disable Capture/Compare/PWM CCP4 bit 1 = CCP4 module disabled 0 = CCP4 module enabled						
bit 2 CCP3MD: Disable Capture/Compare/PWM CCP3 bit 1 = CCP3 module disabled 0 = CCP3 module enabled							
bit 1 CCP2MD: Disable Capture/Compare/PWM CCP2 bit 1 = CCP2 module disabled 0 = CCP2 module enabled							
bit 0 CCP1MD: Disable Capture/Compare/PWM CCP1 bit 1 = CCP1 module disabled 0 = CCP1 module enabled							

REGISTER 19-4: PMD3: PMD CONTROL REGISTER 3

21.1 Timer1/3/5 Operation

The Timer1/3/5 module is a 16-bit incrementing counter which is accessed through the TMRxH:TMRxL register pair. Writes to TMRxH or TMRxL directly update the counter.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

Timer1/3/5 is enabled by configuring the ON and GE bits in the TxCON and TxGCON registers, respectively. Table 21-1 displays the Timer1/3/5 enable selections.

TABLE 21-1: TIMER1/3/5 ENABLE SELECTIONS

ON	GE	Timer1/3/5 Operation
1	1	Count Enabled
1	0	Always On
0	1	Off
0	0	Off

21.2 Clock Source Selection

The CS<4:0> bits of the TMRxCLK register (Register 21-3) are used to select the clock source for Timer1/3/5. The TxCLK register allows the selection of several possible synchronous and asynchronous clock sources. Register 21-3 displays the clock source selections.

21.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected the TMRxH:TMRxL register pair will increment on multiples of Fosc as determined by the Timer1/3/5 prescaler.

When the Fosc internal clock source is selected, the Timer1/3/5 register value will increment by four counts every instruction clock cycle. Due to this condition, a 2 LSB error in resolution will occur when reading the Timer1/3/5 value. To utilize the full resolution of Timer1/3/5, an asynchronous input signal must be used to gate the Timer1/3/5 clock input.

The following asynchronous sources may be used at the Timer1/3/5 gate:

- Asynchronous event on the TxGPPS pin
- TMR0OUT
- TMR1/3/5OUT (excluding the TMR for which it is being used)
- TMR 2/4/6OUT (postscaled)
- CMP1/2OUT
- SMT1 match
- NCOTOUT
- PWM3/4 OUT
- CCP1/2/3/4 OUT
- CLC1/2/3/4 OUT
- ZCDOUT

Note:	In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after any one or more of the following conditions:
	Timer1/3/5 enabled after POR
	 Write to TMRxH or TMRxL
	 Timer1/3/5 is disabled
	 Timer1/3/5 is disabled (TMRxON = 0) when TxCKI is high then Timer1/3/5
	is enabled (TMR $xON = 1$) when
	TxCKI is low.

21.2.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1/ 3/5 module may work as a timer or a counter.

When enabled to count, Timer1/3/5 is incremented on the rising edge of the external clock input of the TxCKIPPS pin. This external clock source can be synchronized to the microcontroller system clock or it can run asynchronously.

When used as a timer with a clock oscillator, an external 32.768 kHz crystal can be used in conjunction with the dedicated secondary internal oscillator circuit.

FIGURE 21-2: TIMER1/3/5 16-BIT READ/ WRITE MODE BLOCK DIAGRAM From Timer1 Circuitry Set TMR1IF TMR1 TMR1L High Byte on Overflow . 8 Read TMR1L Write TMR1L 8 .8 TMR1H 8 Internal Data Bus

Block Diagram of Timer1 Example of TIMER1/3/5

21.6 Timer1/3/5 Gate

Timer1/3/5 can be configured to count freely or the count can be enabled and disabled using Timer1/3/5 gate circuitry. This is also referred to as Timer1/3/5 gate enable.

Timer1/3/5 gate can also be driven by multiple selectable sources.

21.6.1 TIMER1/3/5 GATE ENABLE

The Timer1/3/5 Gate Enable mode is enabled by setting the TMRxGE bit of the TxGCON register. The polarity of the Timer1/3/5 Gate Enable mode is configured using the TxGPOL bit of the TxGCON register.

When Timer1/3/5 Gate Enable mode is enabled, Timer1/3/5 will increment on the rising edge of the Timer1/3/5 clock source. When Timer1/3/5 Gate signal is inactive, the timer will not increment and hold the current count. See Figure 21-4 for timing details.

TABLE 21-2: TIMER1/3/5 GATE ENABLE SELECTIONS

TMRxCLK	TxGPOL	TxG	Timer1/3/5 Operation
\uparrow	1	1	Counts
\uparrow	1	0	Holds Count
\uparrow	0	1	Holds Count
\uparrow	0	0	Counts



FIGURE 25-11: WINDOWED MEASURE MODE SINGLE ACQUISITION TIMING DIAGRAM

PIC18(L)F26/27/45/46/47/55/56/57K42

REGISTER 25-16: SMT1PRL: SMT PERIOD REGISTER – LOW BYTE

R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1
			SMT1F	PR<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimpler	mented bit, read	d as '0'	
u = Bit is unchanged x = Bit is unknown			iown	-n/n = Value a	at POR and BC	R/Value at all	other Resets

bit 7-0 SMT1PR<7:0>: Significant bits of the SMT Timer Value for Period Match – Low Byte

REGISTER 25-17: SMT1PRH: SMT PERIOD REGISTER – HIGH BYTE

'0' = Bit is cleared

| R/W-x/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | SMT1PF | R<15:8> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |

3		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SMT1PR<15:8>: Significant bits of the SMT Timer Value for Period Match – High Byte

REGISTER 25-18: SMT1PRU: SMT PERIOD REGISTER – UPPER BYTE

R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1
SMT1PR<23:16>							
bit 7 bit 0							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SMT1PR<23:16>: Significant bits of the SMT Timer Value for Period Match – Upper Byte

© 2017 Microchip Technology Inc.

'1' = Bit is set

PIC18(L)F26/27/45/46/47/55/56/57K42



31.5 LIN Modes (UART1 only)

LIN is a protocol used primarily in automotive applications. The LIN network consists of two kinds of software processes: a Master process and a Slave process. Each network has only one Master process and one or more Slave processes.

From a physical layer point of view, the UART on one processor may be driven by both a Master and a Slave process, as long as only one Master process exists on the network.

A LIN transaction consists of a Master process followed by a Slave process. The Slave process may involve more than one Slave where one is transmitting and the other(s) are receiving. The transaction begins by the following Master process transmission sequence:

- 1. Break
- 2. Delimiter bit
- 3. Sync Field
- 4. PID byte

The PID determines which Slave processes are expected to respond to the Master. When the PID byte is complete, the TX output remains in the Idle state. One or more of the Slave processes may respond to the Master process. If no one responds within the interbyte period, the Master is free to start another transmission. The inter-byte period is timed by software using a means other than the UART.

The Slave process follows the Master process. When the Slave software recognizes the PID then that Slave process responds by either transmitting the required response or by receiving the transmitted data. Only Slave processes send data. Therefore, Slave processes receiving data are receiving that of another Slave process.

When a Slave sends data, the Slave UART automatically calculates the checksum for the transmitted bytes as they are sent and appends the inverted checksum byte to the slave response.

When a Slave receives data, the checksum is accumulated on each byte as it is received using the same algorithm as the sending process. The last byte, which is the inverted checksum value calculated by the sending process, is added to the locally calculated checksum by the UART. The check passes when the result is all '1's, otherwise the check fails and the CERIF bit is set.

Two methods for computing the checksum are available: legacy and enhanced. The legacy checksum includes only the data bytes. The enhanced checksum includes the PID and the data. The C0EN control bit in the UxCON2 register determines the checksum method. Setting C0EN to '1' selects the enhanced method. Software must select the appropriate method before the Start bit of the checksum byte is received.

31.5.1 LIN MASTER/SLAVE MODE

The LIN Master mode includes capabilities to generate Slave processes. The Master process stops at the PID transmission. Any data that is transmitted in Master/ Slave mode is done as a Slave process. LIN Master/ Slave mode is configured by the following settings:

- MODE<3:0> = 1100
- **TXEN =** 1
- RXEN = 1
- UxBRGH:L = Value to achieve desired baud rate
- TXPOL = 0 (for high Idle state)
- STP = desired Stop bits selection
- C0EN = desired checksum mode
- RxyPPS = TX pin selection code
- TX pin TRIS control = 0
- ON = 1

Note: The TXEN bit must be set before the Master process is received and remain set while in LIN mode whether or not the slave process is a transmitter.

R/S/C-1/1	R/S/C-0/0	R/W/S-0/0	R/W/S-0/0	R/S/C-0/0	R/W/S-0/0	R/W/S-0/0	R/W/S-0/0	
TXMTIF	PERIF	ABDOVF	CERIF	FERIF	RXBKIF	RXFOIF	TXCIF	
bit 7	·	·	·	-	·	• 	bit 0	
Legend:								
R = Readable	bit	W = Writable bit		U = Unimpler	mented bit, read	d as '0'		
u = Bit is uncha	anged	x = Bit is unknown		-n/n = Value	at POR and BO	R/Value at all other Resets		
'1' = Bit is set		'0' = Bit is cleared		S = Hardware set		C = Hardware clear		
L H 7					L			
Dit 7	TXMTIF: Iransmit Shift Register Empty Interrupt Flag bit							
	0 = Transmit	shift register is	actively shifti	ng data	113)			
bit 6	PERIF: Parity	Error Interrupt	Flag bit	-				
	LIN and Parity	<u>y modes</u> :						
	1 = Unread b	yte at top of in	out FIFO has	parity error	4			
		iyte at top of inj mode:	put FIFO does	s not nave pari	ty error			
	1 = Unread b	ovte at top of ini	out FIFO rece	ived as Forwa	rd Frame			
	0 = Unread b	yte at top of in	out FIFO rece	ived as Back F	rame			
	Address mod	<u>e</u> :						
	1 = Unread byte at top of input FIFO received as address							
	Other modes:							
	Not used							
bit 5	ABDOVF: Auto-baud Detect Overflow Interrupt Flag bit							
	DALI mode:							
	1 = Start bit r	neasurement o	verflowed cou	Inter				
	0 = 100 overnow during start bit measurement Other modes:							
	1 = Baud rate generator overflowed during the auto detection sequence							
	0 = Baud rate	e generator has	s not overflow	ed	-			
bit 4	CERIF: Checksum Error Interrupt Flag bit (LIN mode only)							
	1 = Checksum error							
hit 3	0 = No checksum error							
bit 5	I = Unread byte at top of input EIEO bas framing error							
	0 = Unread b	yte at top of in	put FIFO does	s not have fran	ning error			
bit 2	RXBKIF: Brea	ak Reception Ir	nterrupt Flag b	bit				
	1 = Break de	tected						
bit 1			rflow Interrupt	Elog bit				
	1 = Receive I	FIFO has overf	lowed	ninenupi Flag bil sd				
	0 = Receive	FIFO has not o	verflowed					
bit 0	TXCIF: Trans	mit Collision In	terrupt Flag bi	it				
	1 = Transmitt	ed word is not	equal to the w	ord received	during transmise	sion		
	0 = Transmit	ted word equals	s the word rec	eived during t	ransmission			

REGISTER 31-4: UXERRIR: UART ERROR INTERRUPT FLAG REGISTER



FIGURE 32-10: CLOCKING DETAIL-MASTER MODE, CKE = 1, SMP = 0



32.5.6.3 SCK Start-Up Delay

When starting an SPI data exchange, the master device sets the SS output (either through hardware or software) and then triggers the module to send data. These data triggers are synchronized to the clock selected by the SPIxCLK register before the first SCK pulse appears, usually requiring one or two clocks of the selected clock.

The SPI module includes synchronization delays on SCK generation specifically designed to ensure that the Slave Select output timing is correct, without requiring precision software timing loops.

When the value of the SPIxBAUD register is a small number (indicating higher SCK frequencies), the synchronization delay can be relatively long between setting SS and the first SCK. With larger values of SPIxBAUD (indicating lower SCK frequencies), this delay is much smaller and the first SCK can appear relatively quickly after SS is set.

By default, the SPI module inserts a ½ baud delay (half of the period of the clock selected by the SPIxCLK register) before the first SCK pulse. This allows for systems with a high SPIxBAUD value to have extra setup time before the first clock. Setting the FST bit in SPIxCON1 removes this additional delay, allowing systems with low SPIxBAUD values (and thus, long synchronization delays) to forego this unnecessary extra delay.

33.4.3.2 Slave Transmission (7-bit Addressing Mode)

This section describes the sequence of events for the I^2C module configured as an I^2C slave in 7-bit Addressing mode and is transmitting data. Figure 33-9 and Figure 33-10 are used as a visual reference for this description.

- Master asserts Start condition (can also be a restart) on the bus. Start condition Interrupt Flag (SCIF) in I2CxPIR register is set.
- 2. If Start condition interrupt is enabled (SCIE bit is set), generic interrupt I2CxIF is set.
- Master transmits eight bits 7-bit address and R/W = 1.
- Received address is compared with the values in I2CxADR0/I2CxADR1/I2CxADR2/I2CxADR3 registers. Refer to Section 33.4.1 "Slave Addressing Modes" for Slave Addressing modes
- 5. If address matches; SMA in I2CxSTAT0 register is set, R/W is copied to R/W bit, D/A bit is cleared. If the address does not match; module becomes idle.
- 6. The matched address data is loaded into I2CxADB0 and ADRIF in I2CxPIR register is set.
- If Address hold interrupt is enabled (ADRIE = 1), CSTR is set. I2CxIF is set. Slave software can read address from I2CxADB0 and set/clear ACKDT before releasing SCL. SCL line can be released by clearing CSTR.
- If the transmit buffer is empty from the previous transaction, i.e. TXBE = 1 and I2CxCNT!= 0 (I2CxTXIF = 1), CSTR is set. Slave software must load data into I2CxTXB to release SCL. I2CxCNT decrements after the byte is loaded into the shift register.
- 9. Slave hardware waits for 9th SCL pulse with ACK data from Master.
- 10. If I2CxCNT = 0, CNTIF is set.
- 11. If the Acknowledge interrupt and hold is enabled (ACKTIE = 1), CSTR is set, I2CxIF is set.
- 12. Slave software can change the value of ACKDT before releasing SCL by clearing CSTR.
- 13. Master sends eight SCL pulses to clock out data or asserts a Stop condition to end the transaction.
- 14. Go to step 8.

FIGURE 33-18: STOP CONDITION DURING RECEIVE OR TRANSMIT



33.5.9 MASTER TRANSMISSION IN 7-BIT ADDRESSING MODE

This section describes the sequence of events for the I^2C module configured as an I^2C master in 7-bit Addressing mode and is transmitting data. Figure 33-19 is used as a visual reference for this description.

1. If ABD = 0; i.e., Address buffers are enabled

Master software loads number of bytes to be transmitted in one sequence in I2CxCNT, slave address in I2CxADB1 with R/W = 0 and the first byte of data in I2CxTXB. Master software has to set the Start (S) bit to initiate communication.

If ABD = 1; i.e., Address buffers are disabled

Master software loads the number of bytes to be transmitted in one sequence in I2CxCNT and the slave address with R/W = 0 into the I2CxTXB register. Writing to the I2CxTXB will assert the start condition on the bus and sets the S bit. Software writes to the S bit are ignored in this case.

- 2. Master hardware waits for BFRE bit to be set; then shifts out start and address.
- If the transmit buffer is empty (i.e., TXBE = 1) and I2CxCNT!= 0, the I2CxTXIF and MDR bits are set and the clock is stretched on the 8th falling SCL edge. Clock can be started by loading the next data byte in I2CxTXB register.
- 4. Master sends out the 9th SCL pulse for ACK.
- If the Master hardware receives ACK from Slave device, it loads the next byte from the transmit buffer (I2CxTXB) into the shift register and the

value of I2CxCNT register is decremented.

- 6. If a NACK was received, Master hardware asserts Stop or Restart
- 7. If ABD = 0; i.e., Address buffers are enabled

If I2CxCNT = 0, Master hardware sends Stop or sets MDR if RSEN = 1 and waits for the software to set the Start bit again to issue a restart condition.

If ABD = 1; i.e., Address buffers are disabled

If I2CxCNT = 0, Master hardware sends Stop or sets MDR if RSEN = 1 and waits for the software to write the new address to the I2CxTXB register. Software writes to the S bit are ignored in this case.

- 8. Master hardware outputs data on SDA.
- 9. If TXBE = 1 and I2CxCNT! = 0, I2CxTXIF and MDR bits are set and the clock is stretched on 8th falling SCL edge. The user can release the clock by writing the next data byte to I2CxTXB register.
- 10. Master hardware clocks in ACK from Slave, and loads the next data byte from I2CTXB to the shift register. The value of I2CxCNT is decremented.
- 11. Go to step 7.

36.4 ADC Charge Pump

The ADC module has a dedicated charge pump which can be controlled through the ADCP register (Register 36-36). The primary purpose of the charge pump is to supply a constant voltage to the gates of transistor devices in the A/D converter, signal and reference input pass-gates, to prevent degradation of transistor performance at low operating voltage.

The charge pump can be enabled by setting the CPON bit in the ADC register. Once enabled, the pump will undergo a start-up time to stabilize the charge pump output. Once the output stabilizes and is ready for use, the CPRDY bit of the ADCP register will be set.

36.5 Capacitive Voltage Divider (CVD) Features

The ADC module contains several features that allow the user to perform a relative capacitance measurement on any ADC channel using the internal ADC sample and hold capacitance as a reference. This relative capacitance measurement can be used to implement capacitive touch or proximity sensing applications. Figure 36-6 shows the basic block diagram of the CVD portion of the ADC module.





HC = Bit is cleared by hardware

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W/HC-0	R/W-0/0	R/W-0/0	R/W-0/0	
_		CALC<2:0>		SOI		TMD<2:0>		
bit 7							bit 0	
-								
Legend:								
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'				
u = Bit is unchanged x = Bit is unknown			nown	-n/n = Value at POR and BOR/Value at all other Resets				

REGISTER 36-4: ADCON3: ADC CONTROL REGISTER 3

bit 7 Unimplemented: Read as '0'

1' = Bit is set

bit 6-4 CALC<2:0>: ADC Error Calculation Mode Select bits

'0' = Bit is cleared

CALC	DSEN = 0 Single- Sample Mode	DSEN = 1 CVD Double- Sample Mode ⁽¹⁾	Application	
111	Reserved	Reserved	Reserved	
110	Reserved	Reserved	Reserved	
101	FLTR-STPT	FLTR-STPT	Average/filtered value vs. setpoint	
100	PREV-FLTR	PREV-FLTR	First derivative of filtered value ⁽³⁾ (negative)	
011	Reserved	Reserved	Reserved	
010	RES-FLTR	(RES-PREV)-FLTR	Actual result vs. averaged/ filtered value	
001	RES-STPT	(RES-PREV)-STPT	Actual result vs.setpoint	
000	RES-PREV	RES-PREV	First derivative of single measurement ⁽²⁾	
			Actual CVD result in CVD mode ⁽²⁾	

bit 3	SOI: ADC Stop-on-Interrupt bit					
	If CONT = 1:					
	1 = GO is cleared when the threshold conditions are met, otherwise the conversion is retriggered					
	0 = GO is not cleared by hardware, must be cleared by software to stop retriggers					

bit 2-0 TMD<2:0>: Threshold Interrupt Mode Select bits

- 111 = Interrupt regardless of threshold test results
 - 110 = Interrupt if ERR>UTH
 - 101 = Interrupt if ERR≤UTH
 - 100 = Interrupt if ERR<LTH or ERR>UTH
 - 011 = Interrupt if ERR>LTH and ERR<UTH
 - 010 = Interrupt if ERR≥LTH
 - 001 = Interrupt if ERR<LTH
 - 000 = Never interrupt
- Note 1: When PSIS = 0, the value of (RES-PREV) is the value of (S2-S1) from Table 36-2.
 - 2: When PSIS = 0
 - **3:** When PSIS = 1.

PIC18(L)F26/27/45/46/47/55/56/57K42



39.5 Applications

In many applications, it is desirable to detect a drop below, or rise above, a particular voltage threshold. For example, the HLVD module could be periodically enabled to detect Universal Serial Bus (USB) attach or detach. This assumes the device is powered by a lower voltage source than the USB when detached. An attach would indicate a High-Voltage Detect from, for example, 3.3V to 5V (the voltage on USB) and vice versa for a detach. This feature could save a design a few extra components and an attach signal (input pin).

For general battery applications, Figure 39-4 shows a possible voltage curve. Over time, the device voltage decreases. When the device voltage reaches voltage, VA, the HLVD logic generates an interrupt at time, TA. The interrupt could cause the execution of an Interrupt Service Routine (ISR), which would allow the application to perform "housekeeping tasks" and a controlled shutdown before the device voltage exits the valid operating range at TB. This would give the application a time window, represented by the difference between TA and TB, to safely exit.



TABLE 44-6: I/O PORTS

Standard Operating Conditions (unless otherwise stated)									
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions		
	VIL	Input Low Voltage							
		I/O PORT:							
D300		with TTL buffer	_	_	0.8	V	$4.5V \le VDD \le 5.5V$		
D301				_	0.15 Vdd	V	1.8V ≤ VDD < 4.5V		
D302		with Schmitt Trigger buffer		_	0.2 Vdd	V	2.0V ≤ VDD ≤ 5.5		
D303		with I ² C levels		—	0.3 Vdd	V			
D304		with SMBus 2.0		_	0.8	V	2.7V ≤ VDØ ≤ 5.5V		
D305		with SMBus 3.0		—	0.8	V	1.8V ≤ VDØ ≤ 5.5V		
D306		MCLR	_	—	0.2 Vdd	V			
	VIH	Input High Voltage				,-			
		I/O PORT:							
D320		with TTL buffer	2.0	_	_	v	4.5V ≩ Vpp ≤ 5,5V		
D321			0.25 Vdd + 0.8	—		V	1.8V ⊊ VDD < 4.5V		
D322		with Schmitt Trigger buffer	0.8 VDD	_	`	N .	2.0V ≤ VDD ≤ 5.5V		
D323		with I ² C levels	0.7 Vdd	_		\rightarrow			
D324		with SMBus 2.0	2.1		$\left\langle \left\langle \cdot \right\rangle \right\rangle$	V	$2.7V \le VDD \le 5.5V$		
D325		with SMBus 3.0	1.35		$\backslash - \backslash$	У	$1.8V \leq V\text{DD} \leq 5.5V$		
D326		MCLR	0.7 VDD		$\backslash - \backslash$	\sim_{V}			
	lı∟	Input Leakage Current ⁽¹⁾							
D340		I/O Ports		± 5	125	nA	$\label{eq:VSS} \begin{split} Vss &\leq V \text{PIN} \leq V \text{DD}, \\ \text{Pin at high-impedance, 85}^\circ\text{C} \end{split}$		
D341		<		±5	± 1000	nA	$\label{eq:VSS} \begin{split} Vss &\leq V \text{PIN} \leq V \text{DD}, \\ \text{Pin at high-impedance, } 125^\circ\text{C} \end{split}$		
D342		MCLR ⁽²⁾		± 50	± 200	nA	$\label{eq:VSS} \begin{split} Vss &\leq V \text{PIN} \leq V \text{DD}, \\ \text{Pin at high-impedance, 85}^\circ\text{C} \end{split}$		
	IPUR	Weak Pull-up Current							
D350			25	120	200	μA	VDD = 3.0V, VPIN = VSS		
	Vol	Output Low Voltage							
D360		I/O ports 0.6 V IOL = 10.0mA, VDD = 3.0V				IOL = 10.0mA, VDD = 3.0V			
	Vон	Output High Voltage							
D370		I/Ø ports	VDD - 0.7			V	ЮН = 6.0 mA, VDD = 3.0V		
D380	Сю	All I/O pins	—	5	50	pF			

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Negative current is defined as current sourced by the pin.

2. The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.