



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, HLVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 24x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f26k42t-i-ss

TABLE 4-9: SPECIAL FUNCTION REGISTER MAP FOR PIC18(L)F26/27/45/46/47/55/56/57K42 DEVICES BANK 58

3AFFh	_	3ADFh	SPI1SDIPPS	3ABFh	PPSLOCK	3A9Fh		3A7Fh		3A5Fh		3A3Fh		3A1Fh	RD7PPS ⁽²⁾
3AFEh	_	3ADEh	SPI1SCKPPS	3ABEh	(4)	3A9Eh		3A7Eh		3A5Eh	_	3A3Eh	_	3A1Eh	RD6PPS ⁽²⁾
3AFDh	_	3ADDh	ADACTPPS	3ABDh	_	3A9Dh	_	3A7Dh	_	3A5Dh	_	3A3Dh	_	3A1Dh	RD5PPS ⁽²⁾
3AFCh	_	3ADCh	CLCIN3PPS	3ABCh	_	3A9Ch	_	3A7Ch	_	3A5Ch	_	3A3Ch	_	3A1Ch	RD4PPS ⁽²⁾
3AFBh	_	3ADBh	CLCIN2PPS	3ABBh	_	3A9Bh	_	3A7Bh	RD1I2C ⁽²⁾	3A5Bh	RB2I2C	3A3Bh	_	3A1Bh	RD3PPS ⁽²⁾
3AFAh	_	3ADAh	CLCIN1PPS	3ABAh	_	3A9Ah	_	3A7Ah	RD0I2C ⁽²⁾	3A5Ah	RB1I2C	3A3Ah	_	3A1Ah	RD2PPS ⁽²⁾
3AF9h	_	3AD9h	CLCIN0PPS	3AB9h	_	3A99h	(4)	3A79h	(4)	3A59h	(4)	3A39h	_	3A19h	RD1PPS ⁽²⁾
3AF8h	_	3AD8h	MD1SRCPPS	3AB8h	_	3A98h	(4)	3A78h	(4)	3A58h	(4)	3A38h	_	3A18h	RD0PPS ⁽²⁾
3AF7h	_	3AD7h	MD1CARHPPS	3AB7h	_	3A97h	_	3A77h	_	3A57h	IOCBF	3A37h	_	3A17h	RC7PPS
3AF6h		3AD6h	MD1CARLPPS	3AB6h	_	3A96h	_	3A76h	_	3A56h	IOCBN	3A36h	_	3A16h	RC6PPS
3AF5h		3AD5h	CWG3INPPS	3AB5h	_	3A95h	_	3A75h	_	3A55h	IOCBP	3A35h	_	3A15h	RC5PPS
3AF4h		3AD4h	CWG2INPPS	3AB4h	_	3A94h	INLVLF ⁽³⁾	3A74h	INLVLD ⁽²⁾	3A54h	INLVLB	3A34h	_	3A14h	RC4PPS
3AF3h	_	3AD3h	CWG1INPPS	3AB3h	_	3A93h	SLRCONF ⁽³⁾	3A73h	SLRCOND ⁽²⁾	3A53h	SLRCONB	3A33h	_	3A13h	RC3PPS
3AF2h	_	3AD2h	SMT1SIGPPS	3AB2h	_	3A92h	ODCONF ⁽³⁾	3A72h	ODCOND ⁽²⁾	3A52h	ODCONB	3A32h	_	3A12h	RC2PPS
3AF1h	_	3AD1h	SMT1WINPPS	3AB1h	_	3A91h	WPUF ⁽³⁾	3A71h	WPUD ⁽²⁾	3A51h	WPUB	3A31h	_	3A11h	RC1PPS
3AF0h		3AD0h	CCP4PPS	3AB0h	_	3A90h	ANSELF ⁽³⁾	3A70h	ANSELD ⁽²⁾	3A50h	ANSELB	3A30h	_	3A10h	RC0PPS
3AEFh	_	3ACFh	CCP3PPS	3AAFh	_	3A8Fh	_	3A6Fh	_	3A4Fh	_	3A2Fh	RF7PPS ⁽³⁾	3A0Fh	RB7PPS
3AEEh	_	3ACEh	CCP2PPS	3AAEh	_	3A8Eh	_	3A6Eh	_	3A4Eh	_	3A2Eh	RF6PPS ⁽³⁾	3A0Eh	RB6PPS
3AEDh	_	3ACDh	CCP1PPS	3AADh	_	3A8Dh	_	3A6Dh	_	3A4Dh	_	3A2Dh	RF5PPS ⁽³⁾	3A0Dh	RB5PPS
3AECh		3ACCh	T6INPPS	3AACh	_	3A8Ch	_	3A6Ch	_	3A4Ch	_	3A2Ch	RF4PPS ⁽³⁾	3A0Ch	RB4PPS
3AEBh		3ACBh	T4INPPS	3AABh	_	3A8Bh	_	3A6Bh	RC4I2C	3A4Bh	_	3A2Bh	RF3PPS ⁽³⁾	3A0Bh	RB3PPS
3AEAh		3ACAh	T2INPPS	3AAAh	_	3A8Ah	_	3A6Ah	RC3I2C	3A4Ah	_	3A2Ah	RF2PPS ⁽³⁾	3A0Ah	RB2PPS
3AE9h	U2CTSPPS	3AC9h	T5GPPS	3AA9h	_	3A89h	(4)	3A69h	(4)	3A49h	(4)	3A29h	RF1PPS ⁽³⁾	3A09h	RB1PPS
3AE8h	U2RXPPS	3AC8h	T5CKIPPS	3AA8h	_	3A88h	(4)	3A68h	(4)	3A48h	(4)	3A28h	RF0PPS ⁽³⁾	3A08h	RB0PPS
3AE7h		3AC7h	T3GPPS	3AA7h	_	3A87h	IOCEF	3A67h	IOCCF	3A47h	IOCAF	3A27h	_	3A07h	RA7PPS
3AE6h	U1CTSPPS	3AC6h	T3CKIPPS	3AA6h	_	3A86h	IOCEN	3A66h	IOCCN	3A46h	IOCAN	3A26h	_	3A06h	RA6PPS
3AE5h	U1RXPPS	3AC5h	T1GPPS	3AA5h	_	3A85h	IOCEP	3A65h	IOCCP	3A45h	IOCAP	3A25h	_	3A05h	RA5PPS
3AE4h	I2C2SDAPPS	3AC4h	T1CKIPPS	3AA4h	_	3A84h	INLVLE	3A64h	INLVLC	3A44h	INLVLA	3A24h	_	3A04h	RA4PPS
3AE3h	I2C2SCLPPS	3AC3h	T0CKIPPS	3AA3h	_	3A83h	SLRCONE ⁽²⁾	3A63h	SLRCONC	3A43h	SLRCONA	3A23h	_	3A03h	RA3PPS
3AE2h	I2C1SDAPPS	3AC2h	INT2PPS	3AA2h	_	3A82h	ODCONE ⁽²⁾	3A62h	ODCONC	3A42h	ODCONA	3A22h	RE2PPS ⁽²⁾	3A02h	RA2PPS
3AE1h	I2C1SCLPPS	3AC1h	INT1PPS	3AA1h	_	3A81h	WPUE	3A61h	WPUC	3A41h	WPUA	3A21h	RE1PPS ⁽²⁾	3A01h	RA1PPS
3AE0h	SPI1SSPPS	3AC0h	INT0PPS	3AA0h	_	3A80h	ANSELE ⁽²⁾	3A60h	ANSELC	3A40h	ANSELA	3A20h	RE0PPS ⁽²⁾	3A00h	RA0PPS

Legend: Unimplemented data memory locations and registers, read as '0'.

Note 1: Unimplemented in LF devices.

- 2: Unimplemented in PIC18(L)F26/27K42.
- 3: Unimplemented in PIC18(L)F26/27/45/46/47K42.
- 4: Reserved, maintain as '0'.

REGISTER 9-24: PIE10: PERIPHERAL INTERRUPT ENABLE REGISTER 10

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0
_	_	_	_	_	_	CLC4IE	CCP4IE
bit 7							bit 0

Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged -n/n = Value at POR and BOR/Value at all other Resets x = Bit is unknown'1' = Bit is set '0' = Bit is cleared

bit 7-2 Unimplemented: Read as '0' bit 1 CLC4IE: CLC4 Interrupt Enable bit

bit 0

1 = Interrupt has occurred (must be cleared by software)

0 = Interrupt event has not occurred CCP4IE: CCP4 Interrupt Enable bit

1 = Interrupt has occurred (must be cleared by software)

0 = Interrupt event has not occurred

Preliminary © 2017 Microchip Technology Inc. DS40001919B-page 156

REGISTER 9-39: IVTADU: INTERRUPT VECTOR TABLE ADDRESS UPPER REGISTER

U-0	U-0	U-0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0
_	_	_			AD<20:16>		
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-5 **Unimplemented:** Read as '0'

bit 4-0 AD<20:16>: Interrupt Vector Table Address bits

REGISTER 9-40: IVTADH: INTERRUPT VECTOR TABLE ADDRESS HIGH REGISTER

R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0		
AD<15:8>									
bit 7 bit 0									

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 AD<15:8>: Interrupt Vector Table Address bits

REGISTER 9-41: IVTADL: INTERRUPT VECTOR TABLE ADDRESS LOW REGISTER

R-0/0	R-0/0	R-0/0	R-0/0	R-1/1	R-0/0	R-0/0	R-0/0		
	AD<7:0>								
bit 7 bi									

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 AD<7:0>: Interrupt Vector Table Address bits

REGISTER 11-3: WDTPSL: WWDT PRESCALE SELECT LOW BYTE REGISTER (READ-ONLY)

R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0			
	PSCNT<7:0>									
bit 7										

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 **PSCNT<7:0>:** Prescale Select Low Byte bits⁽¹⁾

Note 1: The 18-bit WDT prescale value, PSCNT<17:0> includes the WDTPSL, WDTPSH and the lower bits of the WDTTMR registers. PSCNT<17:0> is intended for debug operations and should not be read during normal operation.

REGISTER 11-4: WDTPSH: WWDT PRESCALE SELECT HIGH BYTE REGISTER (READ-ONLY)

R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0		
	PSCNT<15:8>								
bit 7 bit									

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **PSCNT<15:8>:** Prescale Select High Byte bits⁽¹⁾

Note 1: The 18-bit WDT prescale value, PSCNT<17:0> includes the WDTPSL, WDTPSH and the lower bits of the WDTTMR registers. PSCNT<17:0> is intended for debug operations and should not be read during normal operation.

Note:

Depending on the priority of the DMA with respect to CPU execution (Refer to Section 3.2 "Memory Access Scheme" for more information), the DMA Controller can move data through two methods:

- Stalling the CPU execution until it has completed its transfers (DMA has higher priority over the CPU in this mode of operation)
- Utilizing unused CPU cycles for DMA transfers (CPU has higher priority over the DMA in this mode of operation). Unused CPU cycles are referred to as bubbles which are instruction cycles available for use by the DMA to perform read and write operations. In this way, the effective bandwidth for handling data is increased; at the same time, DMA operations can proceed without causing a processor stall.

15.4 DMA Interface

The DMA module transfers data from the source to the destination one byte at a time, this smallest data movement is called a DMA data transaction. A DMA Message refers to one or more DMA data transactions.

Each DMA data transaction consists of two separate actions:

- Reading the Source Address Memory and storing the value in the DMA Buffer register
- Writing the contents of the DMA Buffer register to the Destination Address Memory

Note: DMA data movement is a two-cycle operation.

The XIP bit (DMAxCON0 register) is a status bit to indicate whether or not the data in the DMAxBUF register has been written to the destination address. If the bit is set then data is waiting to be written to the destination. If clear, it means that either data has been written to the destination or that no source read has occurred.

The DMA has read access to PFM, Data EEPROM, and SFR/GPR space, and write access to SFR/GPR space. Based on these memory access capabilities, the DMA can support the following memory transactions:

TABLE 15-1: DMA MEMORY ACCESS

Read Source	Write Destination				
Program Flash Memory	GPR				
Program Flash Memory	SFR				
Data EE	GPR				
Data EE	SFR				
GPR	GPR				
SFR	GPR				
GPR	SFR				
SFR	SFR				

Even though the DMA module has access to all memory and peripherals that are also available to the CPU, it is recommended that the DMA does not access any register that is part of the System arbitration. The DMA, as a system arbitration client should not be read or written by itself or by another DMA instantiation.

The following sections discuss the various control interfaces required for DMA data transfers.

15.4.1 DMA ADDRESSING

The start addresses for the source read and destination write operations are set using the DMAxSSA <21:0> and DMAxDSA <15:0> registers, respectively.

When the DMA Message transfers are in progress, the DMAxSPTR <21:0> and DMAxDPTR <15:0> registers contain the current address pointers for each source read and destination write operation, these registers are modified after each transaction based on the Address mode selection bits.

The SMODE and DMODE bits in the DMAxCON1 control register determine the address modes of operation by controlling how the DMAxSPTR <21:0> and DMAxDPTR <15:0> bits are updated after every DMA data transaction combination (Figure 15-2).


Each address can be separately configured to:

- · Remain unchanged
- Increment by 1
- · Decrement by 1

15.9.5 OVERRUN INTERRUPT

The Overrun Interrupt flag is set if the DMA receives a trigger to start a new message before the current message is completed.





REGISTER 15-1: DMAxCON0: DMAx CONTROL REGISTER 0

R/W-0/0	R/W/HC-0/0	R/W/HS/HC-0/0	U-0	U-0	R/W/HC-0/0	U-0	R/HS/HC-0/0
EN	SIRQEN	DGO	_	_	AIRQEN	_	XIP
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n/n = Value at POR 0 = bit is cleared x = bit is unknownand BOR/Value at all u = bit is unchanged other Resets

bit 7

1 = Enables module 0 = Disables module

EN: DMA Module Enable bit

bit 6 **SIRQEN:** Start of Transfer Interrupt Request Enable bits

1 = Hardware triggers are allowed to start DMA transfers

Hardware triggers are not allowed to start DMA transfers

bit 5 **DGO:** DMA transaction bit

1 = DMA transaction is in progress

0 = DMA transaction is not in progress

bit 4-3 Unimplemented: Read as '0'

bit 2 AIRQEN: Abort of Transfer Interrupt Request Enable bits

1 = Hardware triggers are allowed to abort DMA transfers

0 = Hardware triggers are not allowed to abort DMA transfers

Unimplemented: Read as '0' bit 1

bit 0 XIP: Transfer in Progress Status bit

> 1 = The DMAxBUF register currently holds contents from a read operation and has not transferred data to the destination.

0 = The DMAxBUF register is empty or has successfully transferred data to the destination address

Preliminary © 2017 Microchip Technology Inc. DS40001919B-page 248

REGISTER 16-2: TRISx: TRI-STATE CONTROL REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISx7 | TRISx6 | TRISx5 | TRISx4 | TRISx3 | TRISx2 | TRISx1 | TRISx0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

'1' = Bit is set 0' = Bit is cleared x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

bit 7-0 TRISx<7:0>: TRISx Port I/O Tri-state Control bits

1 = Port output driver is disabled0 = Port output driver is enabled

TABLE 16-3: TRIS REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0
TRISB	TRISB7 ⁽¹⁾	TRISB6 ⁽¹⁾	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0
TRISD ⁽²⁾	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0
TRISE ⁽²⁾	_	_	_	_	_	TRISE2	TRISE1	TRISE0
TRISF(3)	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0

Note 1: Bits RB6 and RB7 read '1' while in Debug mode.

2: Unimplemented in PIC18(L)F26/27K42.

3: Unimplemented in PIC18(L)F26/45/46/47K42.

17.8 Register Definitions: PPS Input Selection

REGISTER 17-1: xxxPPS: PERIPHERAL xxx INPUT SELECTION

U-0	U-0	R/W-m/u ^(1,3)	R/W-m/u ⁽¹⁾				
_	_			xxxPP	S<5:0>		
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit -n/n = Value at POR and BOR/Value at all other Resets

u = Bit is unchanged x = Bit is unknown q = value depends on peripheral

'1' = Bit is set U = Unimplemented bit, read as '0'

m = value depends on default location for that input

bit 7-6 **Unimplemented:** Read as '0'

bit 5-3 xxxPPS<5:3>: Peripheral xxx Input PORTx Pin Selection bits

See Table 17-1 for the list of available ports and default pin locations.

101 = PORTF⁽²⁾ 100 = PORTE⁽³⁾ 011 = PORTD⁽³⁾ 010 = PORTC 001 = PORTB

000 = PORTA

bit 2-0 xxxPPS<2:0>: Peripheral xxx Input PORTx Pin Selection bits

111 = Peripheral input is from PORTx Pin 7 (Rx7) 110 = Peripheral input is from PORTx Pin 6 (Rx6) 101 = Peripheral input is from PORTx Pin 5 (Rx5) 100 = Peripheral input is from PORTx Pin 4 (Rx4)

011 = Peripheral input is from PORTx Pin 3 (Rx3) 010 = Peripheral input is from PORTx Pin 2 (Rx2) 001 = Peripheral input is from PORTx Pin 1 (Rx1)

000 = Peripheral input is from PORTx Pin 0 (Rx0)

Note 1: The Reset value 'm' of this register is determined by device default locations for that input.

2: Reserved on PIC18LF26/27/45/46/57K42 parts.

3: Reserved on PIC18LF26/27K42 parts.


TABLE 17-2: PPS OUTPUT REGISTER DETAILS

D DD0 (5.0)	D: D 0 / /0						Device	Configurati	on						
RxyPPS<5:0>	Pin Rxy Output Source	PIC	PIC18(L)F26/27K42 PIC18(L)F45/46/47K42					PIC18(L)F55/56/57K42							
0b11 1111 - 0b11 0011	Reserved														
0b11 0010	ADGRDB	Α	_	С	Α	_	С	_	_	Α	_	_	_	_	F
0b11 0001	ADGRDA	Α	_	С	Α	_	С	_	_	Α	_	_	_	_	F
0b11 0000	CWG3D	Α	_	С	Α	_	_	D	_	Α	_	_	D	_	_
0b10 1111	CWG3C	Α	_	С	Α	_	_	D	_	Α	_	_	D	_	_
0b10 1110	CWG3B	Α	_	С	Α	_	_	_	Е	Α	_	_	_	Е	_
0b10 1101	CWG3A	_	В	С	_	В	С	_	_	_	В	С	_	_	_
0b10 1100	CWG2D	_	В	С	_	В	_	D	_	_	В	_	D	_	_
0b10 1011	CWG2C	_	В	С	_	В	_	D	_	_	В	_	D	_	_
0b10 1010	CWG2B	_	В	С	_	В	_	D	_	_	В	_	D	_	_
0b10 1001	CWG2A	_	В	С	_	В	С	_	_	_	В	С	_	_	_
0b10 1000	DSM1	Α	_	С	Α	_	_	D	_	Α	_	_	D	-	_
0b10 0111	CLKR	_	В	С	_	В	С	_	_	_	В	_	_	E	_
0b10 0110	NCO1	Α	_	С	Α	_	_	D	_	Α	_	_	D	_	_
0b10 0101	TMR0	_	В	С	_	В	С	_	_	_	_	С	_	_	F
0b10 0100	I ² C2 (SDA)	_	В	С	_	В	_	D	_	_	В	_	D	_	_
0b10 0011	I ² C2 (SCL)	_	В	С	_	В	_	D	_	_	В	_	D	_	_
0b10 0010	I ² C1 (SDA)	_	В	С	_	В	С	_	_	_	В	С	_	_	_
0b10 0001	I ² C1 (SCL)	_	В	С	_	В	С	_	_	_	В	С	_	_	_
0b10 0000	SPI1 (SS)	Α	_	С	Α	_	_	D	_	Α	_	_	D	_	_
0b01 1111	SPI1 (SDO)	_	В	С	_	В	С	_	_	_	В	С	_	_	_
0b01 1110	SPI1 (SCK)	_	В	С	_	В	С	_	_	_	В	С	_	_	_
0b01 1101	C2OUT	Α	_	С	Α	_	_	_	Е	Α	_		_	Е	_
0b01 1100	C1OUT	Α	_	С	Α	_	_	D	_	Α			D	_	_
0b01 1011 - 0b01 1001						Rese	rved								
0b01 1000	UART2 (RTS)	_	В	С	_	В	_	D	_	_	В	_	D	_	_
0b01 0111	UART2 (TXDE)	_	В	С	_	В	_	D	_	_	В	_	D	_	_
0b01 0110	UART2 (TX)	_	В	С	_	В	_	D	_	_	В	_	D	_	_
0b01 0101	UART1 (RTS)	_	В	С	_	В	С	_	_	_	_	С	_	_	F
0b01 0100	UART1 (TXDE)	_	В	С	_	В	С	_	_	_	_	С	_	_	F
0b01 0011	UART1 (TX)		В	С	_	В	С	_	_	_		С	_	_	F

22.4 Timer2 Interrupt

Timer2 can also generate a device interrupt. The interrupt is generated when the postscaler counter matches one of 16 postscale options (from 1:1 through 1:16), which is selected with the postscaler control bits, OUTPS of the T2CON register. The interrupt is enabled by setting the T2TMR Interrupt Enable bit, TMR2IE, of the respective PIE register. The interrupt timing is illustrated in Figure 22-3.








FIGURE 31-13: AUTO-WAKE-UP BIT (WUE) TIMING DURING NORMAL OPERATION





FIGURE 31-14: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP



31.18 Transmitting a Break

The UART module has the capability of sending either a fixed length Break period or a software timed Break period. The fixed length Break consists of a Start bit, followed by 12 '0' bits and a Stop bit. The software timed Break is generated by setting and clearing the BRKOVR bit in the UxCON1 register.

To send the fixed length Break, set the SENDB and TXEN bits in the UxCON0 register. The Break sequence is then initiated by a write to UxTXB. The timed Break will occur first, followed by the character written to UxTXB that initiated the Break. The initiating character is typically the Sync character of the LIN specification.

SENB is disabled in the LIN and DMX modes because those modes generate the Break sequence automatically.

The SENDB bit is automatically reset by hardware after the Break Stop bit is complete.

The TXMTIF bit in the UxERRIR register indicates when the transmit operation is active or idle, just as it does during normal transmission. See Figure 31-15 for the timing of the Break sequence.

31.19 Receiving a Break

The UART has counters to detect when the RX input remains in the space state for an extended period of time. When this happens, the RXBKIF bit in the UxERRIR register is set.

A Break is detected when the RX input remains in the space state for 11 bit periods for asynchronous and LIN modes, and 23 bit periods for DMX mode.

The user can select to receive the Break interrupt as soon as the Break is detected or at the end of the Break, when the RX input returns to the Idle state. When the RXBIMD bit in the UxCON1 is '1' then RXBKIF is set immediately upon Break detection. When RXBIMD is '0' then RXBKIF is set when the RX input returns to the Idle state.

31.20 UART Operation During Sleep

The UART ceases to operate during Sleep. The safe way to wake the device from Sleep by a serial operation is to use the Wake-on-Break feature of the UART. See Section 31.17.3, Auto-Wake-up on Break

33.4.3.3 Slave operation in 10-bit Addressing Mode

In 10-bit Addressing mode, the first received byte is compared to the binary value of '11110A9A80'. A9 and A8 are the two MSb of the 10-bit address. The first byte is compared with the value in I2CxADR1 and I2CxADR3 registers. After the high byte is acknowledged, the low address byte is clocked in and all eight bits are compared to the low address value in the I2CxADR0 and I2CxADR2 registers. A high and low address match as a write request is required at the start of all 10-bit addressing communication. To initiate a read, the Master needs to issue a Restart once the slave is addressed and clock in the high address with the R/W bit set. The slave hardware will then acknowledge the read request and prepare to clock out data. The SMA (slave active) bit is set only when both the high and low address bytes match.

Note: All seven bits of the received high address are compared to the values in the I2CxADR1 and I2CxADR3 registers. The five-bit '11110' high address format is not enforced by module hardware. It is up to the user to configure these bits correctly.

33.4.3.4 Slave Reception (10-bit Addressing Mode)

This section describes the sequence of events for the I^2C module configured as an I^2C slave in 10-bit Addressing mode and is receiving data. Figure 33-11 is used as a visual reference for this description.

- Master asserts Start condition (can also be a restart) on the bus. Start condition Interrupt Flag (SCIF) in I2CxPIR register is set. If Start condition interrupt is enabled (SCIE bit is set), generic interrupt I2CxIF is set.
- 2. Master transmits high address byte with R/W = 0.
- The received high address is compared with the values in I2CxADR1 and I2CxADR3 registers.
- If high address matches; R/W is copied to R/W bit, D/A bit is cleared, high address data is copied to I2CxADB1. If the address does not match; module becomes idle.
- 5. If Address hold interrupt is enabled (ADRIE = 1), CSTR is set. I2CxIF is set.
- Slave software can read high address from I2CxADB1 and set/clear ACKDT before releasing SCL.
- ACKDT value is copied out to SDA for ACK pulse. SCL line is released by clearing CSTR.
- 8. Master sends ninth SCL pulse for ACK
- Slave can force a NACK at this point due to previous error not being cleared. E.g. Receive buffer overflow or transmit buffer underflow errors. In these cases the Slave hardware forces

- a NACK and the module becomes idle.
- 10. Master transmits low address data byte
- 11. If the low address matches; SMA is set, ADRIF is set, R/W is copied to R/W bit, D/A bit is cleared, low address data is copied to I2CxADB0, and ACTDT is copied to SDA. If the address does not match; module becomes idle.
- If address hold interrupt is enabled, the CSTR bit is set as mentioned in step 6. Slave software can read low address byte from I2CxADB0 register and change ACKDT value before releasing SCL.
- 13. Master sends ninth SCL pulse for ACK.
- 14. If the Acknowledge interrupt and hold is enabled (ACKTIE = 1), CSTR is set, I2CxIF is set.
- Slave software can read address from I2CxADB0 and I2CxADB1 registers and change the value of ACKDT before releasing SCL by clearing CSTR.
- Master sends first seven SCL pulses of the data byte or a Stop condition (in the case of NACK).
- If Stop condition; PCIF in I2CxPIR register is set, module becomes idle.
- 18. If the receive buffer is full from the previous transaction i.e. RXBF = 1 (I2CxRXIF = 1), CSTR is set. Slave software must read data out of I2CxRXB to resume communication.
- Master sends eighth SCL pulse of the data byte.
 D/A bit is set, WRIF is set. I2CxRXB is loaded with new data, RXBF bit is set.
- If Data write interrupt and hold is enabled (WRIE = 1), CSTR is set, I2CxIF is set. Slave software can read data from I2CxRXB and set/ clear ACKDT before releasing SCL by clearing CSTR.
- 21. If I2CxCNT = 0, the ACKCNT value is output to the SDA; else, the ACKDT value is used and the value of I2CxCNT is decremented.
- 22. Master sends SCL pulse for ACK.
- 23. If I2CxCNT = 0, CNTIF is set.
- If the response was a NACK; NACKIF is set, module becomes idle.
- 25. If ACKTIE = 1, CSTR is set, I2CxIF is set. Slave software can read data from I2CxRXB clearing RXBF; before releasing SCL by clearing CSTR
- 26. Go to step 16.

REGISTER 36-32: ADLTHL: ADC LOWER THRESHOLD LOW BYTE REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
	LTH<7:0>							
bit 7	bit 7 bit 0							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 LTH<7:0>: ADC Lower Threshold LSB. LTH and UTH are compared with ERR to set the ADUTHR and ADLTHR bits of ADSTAT. Depending on the setting of ADTMD, an interrupt may be triggered by the results of this comparison.

REGISTER 36-33: ADUTHH: ADC UPPER THRESHOLD HIGH BYTE REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
	UTH<15:8>							
bit 7 bit 0								

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **UTH<15:8>**: ADC Upper Threshold MSB. LTH and UTH are compared with ERR to set the ADUTHR and ADLTHR bits of ADSTAT. Depending on the setting of ADTMD, an interrupt may be triggered by the results of this comparison.

REGISTER 36-34: ADUTHL: ADC UPPER THRESHOLD LOW BYTE REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
UTH<7:0>							
bit 7 bit 0							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **UTH<7:0>**: ADC Upper Threshold LSB. LTH and UTH are compared with ERR to set the ADUTHR and ADLTHR bits of ADSTAT. Depending on the setting of ADTMD, an interrupt may be triggered by the results of this comparison.

NEGF	Negate f						
Syntax:	NEGF f	{,a}		_			
Operands:	$0 \le f \le 255$ $a \in [0,1]$	_ * * *					
Operation:	$(\overline{f}) + 1 \rightarrow$	$(\overline{f}) + 1 \rightarrow f$					
Status Affected:	N, OV, C,	DC, Z					
Encoding:	0110	110a	ffff	ffff			
Description:	Location 'f' is negated using two's complement. The result is placed in the						

complement. The result is placed in the data memory location 'f'.

If 'a' is '0' the Access Bank is selected

If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank.

If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 41.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.

Words: 1 Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4	
Decode	Read	Process	Write	
	register 'f'	Data	register 'f'	

Example: NEGF REG, 1

Before Instruction

REG = 0011 1010 [3Ah]

After Instruction

REG = 1100 0110 [C6h]

NOP		N	No Operation							
Syntax:		N	NOP							
Oper	Operands:		None							
Oper	ation:	Ν	No operation							
Statu	s Affected:	Ν	None							
Encoding:			0000 1111			0000 xxxx				
Desc	Description:		o operation	n.						
Word	Words:									
Cycles:		1								
Q Cycle Activity:										
	Q1		Q2	Q3	3		Q4			
	Decode		No	No)		No			
		O	peration	opera	tion	O	peration			

Example:

None.

TABLE 44-13: RESET, WDT, OSCILLATOR START-UP TIMER, POWER-UP TIMER, BROWN-OUT RESET AND LOW-POWER BROWN-OUT RESET SPECIFICATIONS

Standard Operating Conditions (unless otherwise stated)							
Param No.	Sym.	Characteristic		Typ†	Max.	Units	Conditions
RST01*	TMCLR	MCLR Pulse Width Low to ensure Reset	2	_	_	μS	A
RST02*	Tıoz	I/O high-impedance from Reset detection	_	_	2	μS	
RST03	TWDT	Watchdog Timer Time-out Period	_	16	_	ms	1:512 Prescaler
RST04*	TPWRT	Power-up Timer Period		1 16 64	_	ms ms ms	PWRTS = 00 PWRTS = 01 PWRTS = 10
RST05	Tost	Oscillator Start-up Timer Period ^(1,2)	_	1024	_	Tosc	
RST06	VBOR	Brown-out Reset Voltage ⁽⁴⁾	2.7 2.55 2.3 2.3 1.8	2.85 2.7 2.45 2.45 1.9	3.0 2.85 2.6 2.6 2.05	>>>>	BORV = 00 BORV = 10 BORV = 11 (PIC18Fxxx) BORV = 11 (PIC18LFxxx)
RST07	VBORHYS	Brown-out Reset Hysteresis	_	40	_	/m/ /	
RST08	TBORDC	Brown-out Reset Response Time	-	3	_	als /	
RST09	VLPBOR	Low-Power Brown-out Reset Voltage	1.8	1.9	2.5	V	P/C18LFXXX only

^{*} These parameters are characterized but not tested.

Note 1: By design, the Oscillator Start-up Timer (OST) counts the first 1024 cycles, independent of frequency.

2: To ensure these voltage tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible.

0.1 μF and 0.01 μF values in parallel are recommended.


TABLE 44-14: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS

Standard Operating Conditions (unless otherwise stated)								
Param. No.	lo. Symbol Characteristic		Min. Typt Max.		Units	Conditions		
HLVD01	V _{DET}	Voltage Detection	\	1.85		V	HLVDSEL<3:0>=0000	
		<	7	2,06		V	HLVDSEL<3:0>=0001	
			7	2.26	_	V	HLVDSEL<3:0>=0010	
			_/	2,47	_	V	HLVDSEL<3:0>=0011	
		\wedge	_	2.57	_	V	HLVDSEL<3:0>=0100	
		. \	\rightarrow	2.78	_	V	HLVDSEL<3:0>=0101	
			//	2.88	_	V	HLVDSEL<3:0>=0110	
			/—	3.09	_	V	HLVDSEL<3:0>=0111	
	(_	3.40	_	V	HLVDSEL<3:0>=1000	
		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	_	3.60	_	V	HLVDSEL<3:0>=1001	
			_	3.71	_	V	HLVDSEL<3:0>=1010	
			_	3.91	_	V	HLVDSEL<3:0>=1011	
		$\overline{}$	_	4.12	_	V	HLVDSEL<3:0>=1100	
			_	4.32	_	V	HLVDSEL<3:0>=1101	
			_	4.63	_	V	HLVDSEL<3:0>=1110	

[†] Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

28-Lead Plastic Quad Flat, No Lead Package (ML) - 6x6 mm Body [QFN] With 0.55 mm Terminal Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-105C Sheet 1 of 2

0.10M C A B

0.05(M)

28X b

28X K


© 2017 Microchip Technology Inc. Preliminary DS40001919B-page 781

BOTTOM VIEW

28X L

40-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MV) – 5x5x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX			
Number of Pins	N	40					
Pitch	е	0.40 BSC					
Overall Height	Α	0.45	0.50	0.55			
Standoff		0.00	0.02	0.05			
Contact Thickness	A3	0.127 REF					
Overall Width	Е	5.00 BSC					
Exposed Pad Width	E2	3.60	3.70	3.80			
Overall Length	О	5.00 BSC					
Exposed Pad Length	D2	3.60	3.70	3.80			
Contact Width	b	0.15	0.20	0.25			
Contact Length	L	0.30	0.40	0.50			
Contact-to-Exposed Pad	K	0.20	-	-			

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-156A Sheet 2 of 2

44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN or VQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Contact Pitch E		0.65 BSC			
Optional Center Pad Width	X2			6.60	
Optional Center Pad Length	Y2			6.60	
Contact Pad Spacing	C1		8.00		
Contact Pad Spacing	C2		8.00		
Contact Pad Width (X44)	X1			0.35	
Contact Pad Length (X44)	Y1			0.85	
Contact Pad to Contact Pad (X40)	G1	0.30			
Contact Pad to Center Pad (X44)	G2	0.28			
Thermal Via Diameter	V		0.33		
Thermal Via Pitch	EV		1.20		

Notes:

- 1. Dimensioning and tolerancing per ASME Y14.5M $\,$
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing No. C04-2103C