



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, HLVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	128KB (64K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 24x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f27k42t-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



13.1.5 ERASING PROGRAM FLASH MEMORY

The minimum erase block is 64 words (refer to Table 5-4). Only through the use of an external programmer, or through ICSP™ control, can larger blocks of program memory be bulk erased. Word erase in the program memory array is not supported.

For example, when initiating an erase sequence from a microcontroller with erase row size of 64 words, a block of 64 words (128 bytes) of program memory is erased. The Most Significant 16 bits of the TBLPTR<21:6> point to the block being erased. The TBLPTR<5:0> bits are ignored.

The NVMCON1 register commands the erase operation. The REG<1:0> bits must be set to point to the Program Flash Memory. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation.

The NVM unlock sequence described in **Section 13.1.4 "NVM Unlock Sequence**" should be used to guard against accidental writes. This is sometimes referred to as a long write.

A long write is necessary for erasing program memory. Instruction execution is halted during the long write cycle. The long write is terminated by the internal programming timer.

13.1.5.1 Program Flash Memory Erase Sequence

The sequence of events for erasing a block of internal program memory is:

- 1. REG bits of the NVMCON1 register point to PFM
- 2. Set the FREE and WREN bits of the NVMCON1 register
- 3. Perform the unlock sequence as described in Section 13.1.4 "NVM Unlock Sequence"

If the PFM address is write-protected, the WR bit will be cleared and the erase operation will not take place, WRERR is signaled in this scenario.

The operation erases the memory row indicated by masking the LSBs of the current TBLPTR.

While erasing PFM, CPU operation is suspended and it resumes when the operation is complete. Upon completion the WR bit is cleared in hardware, the NVMIF is set and an interrupt will occur if the NVMIE bit is also set.

Write latch data is not affected by erase operations and WREN will remain unchanged.

Note 1: If a write or erase operation is terminated by an unexpected event, WRERR bit will set which user can check to decide whether a rewrite of the location(s) is needed.

- 2: WRERR is set if WR is written to '1' while TBLPTR points to a write-protected address.
- **3:** WRERR is set if WR is written to '1' while TBLPTR points to an invalid address location (Table 13-1).

13.3 Data EEPROM Memory

The data EEPROM is a nonvolatile memory array, separate from the data RAM and program memory, which is used for long-term storage of program data. It is not directly mapped in either the register file or program memory space but is indirectly addressed through the Special Function Registers (SFRs). The EEPROM is readable and writable during normal operation over the entire VDD range.

Five SFRs are used to read and write to the data EEPROM as well as the program memory. They are:

- NVMCON1
- NVMCON2
- NVMDAT
- NVMADRL
- NVMADRH⁽¹⁾

Note 1: NVMADRH register is not implemented on PIC18(L)F45/55K42.

The data EEPROM allows byte read and write. When interfacing to the data memory block, NVMDAT holds the 8-bit data for read/write and the NVMADRH:NVMADRL register pair holds the address of the EEPROM location being accessed.

The EEPROM data memory is rated for high erase/write cycle endurance. A byte write automatically erases the location and writes the new data (erase-before-write). The write time is controlled by an internal programming timer; it will vary with voltage and temperature as well as from chip-to-chip. Refer to the Data EEPROM Memory parameters in Section 44.0 "Electrical Specifications" for limits.

13.3.1 NVMADRL AND NVMADRH REGISTERS

The NVMADRH:NVMADRL registers are used to address the data EEPROM for read and write operations.

13.3.2 NVMCON1 AND NVMCON2 REGISTERS

Access to the data EEPROM is controlled by two registers: NVMCON1 and NVMCON2. These are the same registers which control access to the program memory and are used in a similar manner for the data EEPROM.

The NVMCON1 register (Register 13-1) is the control register for data and program memory access. Control bits REG<1:0> determine if the access will be to program, Data EEPROM Memory or the User IDs, Configuration bits, Revision ID and Device ID.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear.

The WRERR bit is set by hardware when the WR bit is set and cleared when the internal programming timer expires and the write operation is complete.

The WR control bit initiates write operations. The bit can be set but not cleared by software. It is cleared only by hardware at the completion of the write operation.

The NVMIF Interrupt Flag bit of the PIR0 register is set when the write is complete. It must be cleared by software.

Control bits, RD and WR, start read and erase/write operations, respectively. These bits are set by firmware and cleared by hardware at the completion of the operation.

The RD bit cannot be set when accessing program memory (REG<1:0> = 0x10). Program memory is read using table read instructions. See Section 13.1.1 "Table Reads and Table Writes" regarding table reads.

14.0 CYCLIC REDUNDANCY CHECK (CRC) MODULE WITH MEMORY SCANNER

The Cyclic Redundancy Check (CRC) module provides a software-configurable hardware-implemented CRC checksum generator. This module includes the following features:

- Any standard CRC up to 16 bits can be used
- Configurable Polynomial
- · Any seed value up to 16 bits can be used
- · Standard and reversed bit order available
- Augmented zeros can be added automatically or by the user
- Memory scanner for fast CRC calculations on program/Data EEPROM memory user data
- Software loadable data registers for communication CRC's

14.1 CRC Module Overview

The CRC module provides a means for calculating a check value of program/Data EEPROM memory. The CRC module is coupled with a memory scanner for faster CRC calculations. The memory scanner can automatically provide data to the CRC module. The CRC module can also be operated by directly writing data to SFRs, without using a scanner.

14.12 Register Definitions: CRC and Scanner Control

Long bit name prefixes for the CRC and Scanner peripherals are shown below. Refer to **Section 1.3.2.2 "Long Bit Names"** for more information.

Peripheral	Bit Name Prefix			
CRC	CRC			

REGISTER 14-1: CRCCON0: CRC CONTROL REGISTER 0

R/W-0/0	R/W-0/0	R-0	R/W-0/0	U-0	U-0	R/W-0/0	R-0
EN	GO	BUSY	ACCM	—	_	SHIFTM	FULL
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	EN: CRC Enable bit 1 = CRC module is enabled 0 = CRC is disabled
bit 6	GO: CRC Go bit 1 = Start CRC serial shifter 0 = CRC serial shifter turned off
bit 5	BUSY: CRC Busy bit 1 = Shifting in progress or pending 0 = All valid bits in shifter have been shifted into accumulator
bit 4	ACCM: Accumulator Mode bit 1 = Data is concatenated with zeros 0 = Data is not concatenated with zeros
bit 3-2	Unimplemented: Read as '0'
bit 1	SHIFTM: Shift Mode bit 1 = Shift right (LSb) 0 = Shift left (MSb)
bit 0	FULL: Data Path Full Indicator bit 1 = CRCDATH/L registers are full 0 = CRCDATH/L registers have shifted their data into the shifter

REGISTER 14-2: CRCCON1: CRC CONTROL REGISTER 1

Denotes the length of the polynomial -1 (See Example 14-1)

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
	DLEN	\<3:0>			PLEN	<3:0>				
bit 7							bit 0			
Legend:										
R = Readable	R = Readable bit W = Writable bit		U = Unimpleme	ented bit, read as	s 'O'					
u = Bit is uncha	anged	x = Bit is unkno	own	-n/n = Value at	POR and BOR/	/alue at all other	Resets			
'1' = Bit is set		'0' = Bit is clear	red							
bit 7-4	DLEN<3:0>: [Data Length bits								
	Denotes the le	ength of the data	word -1 (See Ex	kample 14-1)						
bit 3-0	B-0 PLEN<3:0>: Polynomial Length bits									

FIGURE 15-3: DMA COUNTERS BLOCK DIAGRAM



Table 15-2 has a few examples of configuring DMAMessage sizes.

TABLE 15-2:	EXAMPLE	E MESSAGE SIZE	TABLE	
Operat	ion	Framplo	SCNT	DONT

Operation	Example	SCNT	DCNT	Comments
Read from single SFR location to RAM	U1RXB	1	Ν	N equals the number of bytes desired in the destination buffer. N >= 1.
Write to single SFR location from RAM	U1TXB	Ν	1	N equals the number of bytes desired in the source buffer. N >= 1.
	ADRES[H:L]	2	2*N	N equals the number of ADC results to be stored in memory. N>= 1
Read from multiple SFR location	TMR1[H:L]	2	2*N	N equals the number of TMR1 Acquisition results to be stored in memory. N>= 1
	SMT1CPR[U:H:L]	3	3*N	N equals the number of Capture Pulse Width measurements to be stored in memory. N>= 1
Write to Multiple SFR regis-	PWMDC[H:L]	2*N	2	N equals the number of PWM duty cycle val- ues to be loaded from a memory table. N>= 1
ters	All ADC registers	N*31	31	Using the DMA to transfer a complete ADC context from RAM to the ADC registers.N>= 1

16.0 I/O PORTS

The PIC18(L)F26/27/45/46/47/55/56/57K42 devices have six I/O ports, allocated as shown in Table 16-1.

TABLE 16-1: PORT ALLOCATION TABLE FOR PIC18(L)F26/27/45/46/47/ 55/56/57K42 DEVICES

Device	PORTA	PORTB	PORTC	РОКТD	PORTE	РОКТЕ
PIC18(L)F26K42	•	•	•		. (1)	
PIC18(L)F27K42	•	•	•		. (1)	
PIC18(L)F45K42	•	•	•	•	•(2)	
PIC18(L)F46K42	•	•	•	•	•(2)	
PIC18(L)F47K42	•	•	•	•	•(2)	
PIC18(L)F55K42	•	•	•	•	•(2)	•
PIC18(L)F56K42	•	•	•	•	•(2)	•
PIC18(L)F57K42	•	•	•	•	•(2)	•

Note 1: Pin RE3 only.

2: Pins RE0, RE1, RE2 and RE3 only.

Each port has ten registers to control the operation. These registers are:

- PORTx registers (reads the levels on the pins of the device)
- LATx registers (output latch)
- TRISx registers (data direction)
- ANSELx registers (analog select)
- WPUx registers (weak pull-up)
- INLVLx (input level control)
- SLRCONx registers (slew rate control)
- ODCONx registers (open-drain control)

Most port pins share functions with device peripherals, both analog and digital. In general, when a peripheral is enabled on a port pin, that pin cannot be used as a general purpose output; however, the pin can still be read.

The Data Latch (LATx registers) is useful for read-modify-write operations on the value that the I/O pins are driving.

A write operation to the LATx register has the same effect as a write to the corresponding PORTx register. A read of the LATx register reads of the values held in the I/O PORT latches, while a read of the PORTx register reads the actual I/O pin value.

Ports that support analog inputs have an associated ANSELx register. When an ANSELx bit is set, the digital input buffer associated with that bit is disabled.

Disabling the input buffer prevents analog signal levels on the pin between a logic high and low from causing excessive current in the logic input circuitry. A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 16-1.

FIGURE 16-1: GENERIC I/O PORT



16.1 I/O Priorities

Each pin defaults to the PORT data latch after Reset. Other functions are selected with the peripheral pin select logic. See Section 17.0 "Peripheral Pin Select (PPS) Module" for more information.

Analog input functions, such as ADC and comparator inputs, are not shown in the peripheral pin select lists. These inputs are active when the I/O pin is set for Analog mode using the ANSELx register. Digital output functions may continue to control the pin when it is in Analog mode.

Analog outputs, when enabled, take priority over digital outputs and force the digital output driver into a high-impedance state.

The pin function priorities are as follows:

- 1. Configuration bits
- 2. Analog outputs (disable the input buffers)
- 3. Analog inputs
- 4. Port inputs and outputs from PPS

16.2 PORTx Registers

In this section, the generic names such as PORTx, LATx, TRISx, etc. can be associated with PORTA, PORTB, and PORTC. The functionality of PORTE is different compared to other ports and is explained in a separate section.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page	
PPSLOCK	_	-	—	_	—	—	_	PPSLOCKED	283	
INT0PPS	_	_	—			INT0PPS<4	1:0>		277	
INT1PPS	_	_	—		INT1PPS<4:0>					
INT2PPS	_	_	_			INT2PPS<4	1:0>		277	
TOCKIPPS	_	_	_			T0CKIPPS<	4:0>		277	
T1CKIPPS	_	_	—			T1CKIPPS<	4:0>		277	
T1GPPS	_	_	_			T1GPPS<4	:0>		277	
T3CKIPPS	_	_	_			T3CKIPPS<	4:0>		277	
T3GPPS	—	_	—			T3GPPS<4	:0>		277	
T5CKIPPS	_	_	—			T5CKIPPS<	4:0>		277	
T5GPPS	_	_	—			T5GPPS<4	:0>		277	
T2INPPS	_	_	—			T2INPPS<4	4:0>		277	
T4INPPS	—	-	—			T4INPPS<4	1:0>		277	
T6INPPS	_	_	—			T6INPPS<4	4:0>		277	
CCP1PPS	_	_	—			CCP1PPS<	4:0>		277	
CCP2PPS	_	_	—			CCP2PPS<	4:0>		277	
CCP3PPS	_	_	—			CCP3PPS<	4:0>		277	
CCP4PPS	_	_	—			CCP4PPS<	4:0>		277	
SMT1WINPPS	_	_	—		:	SMT1WINPPS	S<4:0>		277	
SMT1SIGPPS	_	_	—			SMT1SIGPPS	S<4:0>		277	
CWG1PPS	_	_	—			CWG1PPS<	4:0>		277	
CWG2PPS	—	-	—			CWG2PPS<	4:0>		277	
CWG3PPS	—	-	—			CWG3PPS<	4:0>		277	
MD1CARLPPS	—		—			MDCARLPPS	<4:0>		277	
MD1CARHPPS	—	_	—			MDCARHPPS	6<4:0>		277	
MD1SRCPPS	—	_	—			MDSRCPPS	<4:0>		277	
CLCIN0PPS	—	_	—			CLCIN0PPS-	<4:0>		277	
CLCIN1PPS	—	_	—			CLCIN1PPS	<4:0>		277	
CLCIN2PPS	—	_	—			CLCIN2PPS	<4:0>		277	
CLCIN3PPS	—	_	—			CLCIN3PPS-	<4:0>		277	
ADACTPPS	—	_	—			ADACTPPS	<4:0>		277	
SPI1SCKPPS	—	_	—			SPI1SCKPPS	<4:0>		277	
SPI1SDIPPS	_	_	_			SPI1SDIPPS	<4:0>		277	
SPI1SSPPS	—	_	—			SPI1SSPPS	<4:0>		277	
I2C1SCLPPS	—	_	—			I2C1SCLPPS	<4:0>		277	
I2C1SDAPPS	_	_	_			I2C1SDAPPS	<4:0>		277	
I2C2SCLPPS	—	_	—		I2C2SCLPPS<4:0>		277			
I2C2SDAPPS	—	—	—			I2C2SDAPPS	<4:0>		277	
U1RXPPS	—	_	—			U1RXPPS<	4:0>		277	
U1CTSPPS			—			U1CTSPPS<	<4:0>		277	
U2RXPPS	—	_	—			U2RXPPS<	4:0>		277	
U2CTSPPS		_	—			U2CTPPS<	4:0>		277	
RxyPPS	—	—	—			RxyPPS<4	:0>		280	

TABLE 17-3: SUMMARY OF REGISTERS ASSOCIATED WITH THE PPS MODULE

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the PPS module.

19.5 Register Definitions: Peripheral Module Disable

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
SYSCME	FVRMD	HLVDMD	CRCMD	SCANMD	NVMMD	CLKRMD	IOCMD
7							0
Legend:							
R = Reada	ble bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
u = Bit is u	nchanged	x = Bit is unkn	iown	-n/n = Value a	t POR and BC	R/Value at all o	ther Resets
'1' = Bit is :	set	'0' = Bit is clea	ared	q = Value dep	ends on condi	tion	
bit 7	SYSCMD: D See descript 1 = System 0 = System	isable Periphera ion in <mark>Section 1</mark> clock network di clock network e	al System Cloc 9.4 "System isabled (Fosc) nabled	ck Network bit ⁽¹⁾ Clock Disable")			
bit 6	FVRMD: Dis 1 = FVR mo 0 = FVR mo	able Fixed Volta dule disabled dule enabled	ige Reference	bit			
bit 5	HLVDMD: D 1 = HLVD m 0 = HLVD m	isable High/Low nodule disabled nodule enabled	-Voltage Dete	ct bit			
bit 4	CRCMD: Dis 1 = CRC mc 0 = CRC mc	able CRC Engir odule disabled odule enabled	ne bit				
bit 3	SCANMD: D 1 = NVM M 0 = NVM M	isable NVM Me emory Scan mo emory Scan mo	mory Scanner dule disabled dule enabled	bit ⁽²⁾			
bit 2	NVMMD: NV 1 = All Mem 0 = NVM mo	M Module Disal ory reading and odule enabled	ble bit ⁽³⁾ writing is disa	bled; NVMCON	registers can	not be written	
bit 1	CLKRMD: D 1 = CLKR m 0 = CLKR m	isable Clock Re odule disabled odule enabled	ference bit				
bit 0	IOCMD: Disa 1 = IOC mod 0 = IOC mod	able Interrupt-on dule(s) disabled dule(s) enabled	-Change bit, A	All Ports			
Note 1:	Clearing the SYS	SCMD bit disable	es the system	clock (Fosc) to	peripherals, h	owever periphe	rals clocked

REGISTER 19-1: PMD0: PMD CONTROL REGISTER 0

- 2: Subject to SCANE bit in CONFIG4H.
- **3:** When enabling NVM, a delay of up to 1 µs may be required before accessing data.

29.10 Register Definitions: ZCD Control

R/W-0/0	U-0	R-x	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0				
SEN	—	OUT	POL	—	_	INTP	INTN				
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'					
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown				
bit 7	SEN: Zero-Cr This bit is igno 1= Zero-cro 0= Zero-cro	oss Detect So ored when ZCI oss detect is er oss detect is di	ftware Enable DSEN configui nabled. sabled. ZCD p	bit ration bit is se in operates ac	t. ccording to PP	S and TRIS conf	rols.				
bit 6	Unimplement	ted: Read as '	0'								
bit 5	OUT: Zero-Cro	oss Detect Da	ta Output bit								
	ZCDPOL bit = 0: 1 = ZCD pin is sinking current 0 = ZCD pin is sourcing current ZCDPOL bit = 1: 1 = ZCD pin is sourcing current 0 = ZCD pin is sourcing current										
bit 4	POL: Zero-Cr	oss Detect Po	larity bit								
	1 = ZCD logic 0 = ZCD logic	output is inve output is not i	rted nverted								
bit 3-2	Unimplement	ted: Read as '	0'								
bit 1	INTP: Zero-Ci	ross Detect Po	sitive-Going E	Edge Interrupt	Enable bit						
	1 = ZCDIF bit 0 = ZCDIF bit	is set on low-fis unaffected	o-high ZCD_o by low-to-high	utput transitio ZCD_output t	n ransition						
bit 0	INTN: Zero-Cu 1 = ZCDIF bit 0 = ZCDIF bit	 INTR: Zero-Cross Detect Negative-Going Edge Interrupt Enable bit I = ZCDIF bit is set on high-to-low ZCD_output transition I = ZCDIF bit is unaffected by high-to-low ZCD_output transition 									

REGISTER 29-1: ZCDCON: ZERO-CROSS DETECT CONTROL REGISTER

TABLE 29-1: SUMMARY OF REGISTERS ASSOCIATED WITH THE ZCD MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
ZCDCON	SEN	—	OUT	POL	—	_	INTP	INTN	462

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the ZCD module.

FIGURE 31-5:	ASYNCHRONOUS RECEPT	TION	
RX pin	Start	Start bit / bit 0 / / / last bit / Stop Start bit /	Stop
Rcv Shift Reg Rcv Buffer Reg.	Word 1 t	∫ Word 2_ UxRXB	ζ. <u> </u>
RXIDL -			<u></u>
Read Rcv Buffer Reg. UxRXB –	<u>_</u>	<u></u>	<u>} المعامة الم</u>
UxRXIF (Interrupt Flag) -		\int	
RXFOIF bit	<u>_</u>	<u> </u>	<u></u>
			Cleared by software $)$
Note: This ti is reco	ming diagram shows three words appearing on th eived, causing the RXFOIF (FIFO overrun) bit to	ne RX input. The UxRXB (receive buffer) is not re be set. STPMD = 0, STP<1:0> = 00.	ead before the third word

32.4 Transfer Counter

In all master modes, the transfer counter can be used to determine how many data transfers the SPI will send/receive. The transfer counter is comprised of the SPIxTCTH/L set of registers, and is also partially controlled by the SPIxTWIDTH register. The Transfer Counter has two primary modes, determined by the BMODE bit of the SPIxCON0 register. Each mode uses the SPIxTCTH/L and SPIxTWIDTH registers to determine the number and size of the transfers. In both modes, when the transfer counter reaches zero, the TCZIF interrupt flag is set.

- Note: When BMODE=1 in all master modes (and at all times in slave modes), the Transfer Counter will still decrement as transfers occur and can be used to count the number of messages sent/received, as well as to control SS(out) and to trigger TCZIF. Also when BMODE = 1, the SPIxTWIDTH register can be used in Master and Slave modes to determine the size of messages sent and received by the SPI, even if the Transfer Counter is not being actively used to control the number of messages being sent/received by the SPI module.
- 32.4.1 TOTAL BIT COUNT MODE (BMODE = 0)

In this mode, SPIxTCTH/L and SPIxTWIDTH are concatenated to determine the total number of bits to be transferred. These bits will be loaded from/into the transmit/receive FIFOs in 8-bit increments and the transfer counter will be decremented by eight until the total number of remaining bits is less than eight. If there are any remaining bits (SPIxTWIDTH \neq 0), the transmit FIFO will send out one final message with any extra bits greater than the remainder ignored. The SPIxTWIDTH is the remaining bit count but the value does not change as it does for the SPIxTCT value. Similarly, the receiver will load a final byte into the receiver FIFO, and pad the extra bits with zeros. The LSBF bit of SPIxCON0 determines whether the Most Significant or Least Significant bits of this final byte are ignored/ padded. For example, when LSBF = 0 and the final transfer contains only two bits then if the last byte sent was 5Fh then the RXB of the receiver will contain 40h which are the two MSbits of the final byte padded with zeros in the LSbits.

In this mode, the SPI master will only transmit messages when the SPIxTCT value is greater than zero, regardless of TXR and RXR settings. In Master Transmit mode, the transfer starts with the data write to the SPIxTXB register or the count value written to the SPIxTCTL register, which ever occurs last. In Master Receive-only mode, the transfer clocks start when the SPIxTCTL value is written. Transfer clocks are suspended when the receive FIFO is full and resume as the FIFO is read.

32.4.2 VARIABLE TRANSFER SIZE MODE (BMODE = 1)

In this mode, SPIxTWIDTH specifies the width of every individual piece of the data transfer in bits. SPIxTCTH/ SPIxTCTL specifies the number of transfers of this bit length. If SPIxTWIDTH = 0, each piece is a full byte of data. If SPIxTWIDTH \neq 0, then only the specified number of bits from the transmit FIFO are shifted out, with the unused bits ignored. Received data is padded with zeros in the unused bit areas when transfered into the receive FIFO. The LSBF bit of SPIxCON0 determines whether the Most Significant or Least Significant bits of the transfers are ignored/padded. In this mode, the transfer counter being zero only stops messages from being sent/received when in "Receive only" mode.

Note: With BMODE = 1, it is possible for the transfer counter (SPIxTCTH/L) to decrement below zero, although when in "Receive only" Master mode, transfer clocks will cease when the transfer counter reaches zero.







FIGURE 33-12: I²C SLAVE, 10-BIT ADDRESS, TRANSMISSION

38.9 CWG1 Auto-Shutdown Source

The output of the comparator module can be used as an auto-shutdown source for the CWG1 module. When the output of the comparator is active and the corresponding WGASxE is enabled, the CWG operation will be suspended immediately (see Section 26.10.1.2 "External Input Source").

38.10 ADC Auto-Trigger Source

The output of the comparator module can be used to trigger an ADC conversion. When the ADACT register is set to trigger on a comparator output, an ADC conversion will trigger when the Comparator output goes high.

38.11 TMR2/4/6 Reset

The output of the comparator module can be used to reset Timer2. When the TxRST register is appropriately set, the timer will reset when the Comparator output goes high.

38.12 Operation in Sleep Mode

The comparator module can operate during Sleep. The comparator clock source is based on the Timer1 clock source. If the Timer1 clock source is either the system clock (FOSC) or the instruction clock (FOSC/4), Timer1 will not operate during Sleep, and synchronized comparator outputs will not operate.

A comparator interrupt will wake the device from Sleep. The CxIE bits of the respective PIE register must be set to enable comparator interrupts.

ADD	OWFC	ADD W	ADD W and CARRY bit to f					
Synta	ax:	ADDWFC	f {,d {,	a}}				
Oper	ands:	$0 \le f \le 25$ $d \in [0,1]$ $a \in [0,1]$	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Oper	ation:	(W) + (f) -	$+$ (C) $\rightarrow de$	est				
Statu	is Affected:	N,OV, C,	DC, Z					
Enco	oding:	0010	00da	ffff	ffff			
Dest	πρισπ.	ory location placed in placed in placed in placed in of ta' is '0', GPR ban If 'a' is '0' set is ena in Indexen mode who tion 41.2. Oriented eral Offso	Add w, the CARRY flag and data mem- ory location if'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'. If 'a' is '0', the Access Bank is selected. If 'a' is '0', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Sec- tion 41.2.3 "Byte-Oriented and Bit- Oriented Instructions in Indexed Lit- oreal Offset Mode" for dotails					
Word	ls:	1						
Cycle	es:	1						
QC	ycle Activity:							
	Q1	Q2	Q3		Q4			
	Decode	Read register 'f'	Proce Dat	ess N a de	Vrite to stination			
Example:		ADDWFC	REG,	0, 1				
	After Instruction CARRY I REG W After Instruction CARRY I REG W	a_{0} bit = 1 = 02h = 4Dh bit = 0 = 02h = 50h						

AND	DLW	A	AND literal with W							
Syntax:			ANDLW k							
Oper	rands:	0	≤ k ≤ 25	5						
Oper	ration:	(\	V).AND.	$k\toW$						
Statu	us Affected:	Ν	, Z							
Enco	oding:	Γ	0000	1011	kk}	ck	kkkk			
Description:			he conte -bit literal	nts of W a 'k'. The r	are AN esult i	ID'eo s pla	d with the aced in W.			
Word	ds:	1								
Cycl	es:	1								
QC	ycle Activity:									
	Q1		Q2	Q3	Q3		Q4			
	Decode	Re	ad literal 'k'	Proce Dat	ess a	W	rite to W			
Exar	<u>nple</u> :	A	NDLW	05Fh						
	Before Instruc	tion								
W =			A3h							
	After Instruction	on								
	W	=	03h							

CALLW	Subroutine Call Using WREG						
Syntax:	CALLW						
Operands:	None						
Operation:	$(PC + 2) \rightarrow TOS,$ $(W) \rightarrow PCL,$ $(PCLATH) \rightarrow PCH,$ $(PCLATU) \rightarrow PCU$						
Status Affected:	None						
Encoding:	0000	0000	0001	0100			
Description	First, the return address (PC + 2) is pushed onto the return stack. Next, the contents of W are written to PCL; the existing value is discarded. Then, the contents of PCLATH and PCLATU are latched into PCH and PCU, respectively. The second cycle is executed as a NOP instruction while the new next instruction is fetched. Unlike CALL, there is no option to undate W. Status or BSR						
Words:	1						
Cycles:	2						
Q Cycle Activity:							
	Q1	Q2	Q3	Q4			
	Decode	Read WREG	PUSH PC to stack	No operation			
	No operation	No opera- tion	No operation	No operation			
Example:	HERE	CALLW					
Before Instruction PC = address (HERE) PCLATH = 10h PCLATU = 00h W = 06h After Instruction PC = 001006h TOS = address (HERE + 2) PCLATH = 10h PCLATU = 00h W = 06h							

CLRF	Clear f						
Syntax:	CLRF f{,;	CLRF f {,a}					
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$						
Operation:	$\begin{array}{l} 000h \rightarrow f \\ 1 \rightarrow Z \end{array}$						
Status Affected:	Z						
Encoding:	0110	101a	fff	f	ffff		
Description:	Clears the contents of the specified register. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 41.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Addressing in Indexed Literal Difference of the Instruction operated and Bit-Oriented Instructions in Indexed Literal						
Words:	1	1					
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3			Q4		
Decode	Read register 'f'	Proce Dat	ess a	reę	Write gister 'f'		
Example: CLRF FLAG_REG, 1							
Before Instruction FLAG_REG = 5Ah After Instruction FLAG_REG = 00h							

RET	URN	Return fro	Return from Subroutine					
Synta	ax:	RETURN	{s}					
Oper	ands:	s ∈ [0,1]						
Operation: $(TOS) \rightarrow PC,$ if s = 1 $(WS) \rightarrow W,$ $(STATUSS) \rightarrow Status,$ $(BSRS) \rightarrow BSR,$ PCLATU, PCLATH are unchanged								
Statu	is Affected:	None						
Enco	oding:	0000	0000	0001	001s			
		's'= 1, the c registers, W are loaded registers, W 's' = 0, no u occurs (defa	's' = 1, the contents of the shadow registers, WS, STATUSS and BSRS, are loaded into their corresponding registers, W, Status and BSR. If 's' = 0, no update of these registers occurs (default).					
Word	ls:	1						
Cycle	es:	2	2					
QC	ycle Activity:							
	Q1	Q2	Q3	}	Q4			
	Decode	No operation	Proce Dat	ess a	POP PC from stack			
	No	No	No		No			
	operation	operation	operation operation operation					
<u>Exan</u>	nple:	RETURN						
After Instruction:								

PC = TOS

RLC	F	Rotate L	Rotate Left f through Carry							
Synta	ax:	RLCF	RLCF f {,d {,a}}							
Oper	ands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$							
Oper	ation:	$(f < n >) \rightarrow (f < 7 >) \rightarrow (f < 7 >) \rightarrow (C) \rightarrow des$	$(f < n >) \rightarrow dest < n + 1 >,$ $(f < 7 >) \rightarrow C,$ $(C) \rightarrow dest < 0 >$							
Statu	is Affected:	C, N, Z	C, N, Z							
Enco	oding:	0011	01da	ffff	ffff					
Desc	ription:	The conter one bit to flag. If 'd' W. If 'd' is in register If 'a' is '0', selected. select the If 'a' is '0' set is ena operates i Addressin $f \le 95$ (5F 41.2.3 "By ented Ins Offset Mo	The contents of register 't' are rotated one bit to the left through the CARRY flag. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 41.2.3 "Byte-Oriented and Bit-Ori- ented Instructions in Indexed Literal Offset Mode" for details.							
Word	ls:	1								
Cycle	es:	1								
QC	ycle Activity:									
	Q1	Q2	Q3		Q4					
Decode		Read register 'f'	Proce Data	ss a d	Write to destination					
Example:		RLCF	REG, 0, 0							
Before Instruction $REG = 1110 \ 0110$ C = 0 After Instruction $REG = 1110 \ 0110$ $W = 1100 \ 1100$ C = 1										

TABLE 44-15: ANALOG-TO-DIGITAL CONVERTER (ADC) ACCURACY SPECIFICATIONS^(1,2):

<mark>Operating Conditions (unless otherwise stated)</mark> VDD = 3.0V, TA = 25°C, TAD = 1μs							
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
AD01	NR	Resolution	—		12	bit	\land
AD02	EIL	Integral Error	_	±0.1	±2.0	LSb	ADCREF+ = 3.0V, ADCREF- $\neq 0$
AD03	Edl	Differential Error	_	±0.1	±1.0	LSb	ADCREF+ = 3.0V, ADCREF-= ρV
AD04	EOFF	Offset Error	_	0.5	6.0	LSb	ADCREF+ = 3.0V, ADCREF-= 0V
AD05	Egn	Gain Error	_	±0.2	±6.0	LSb	ADCREF+ = 3.0V, ADCREF-= 0V
AD06	VADREF	ADC Reference Voltage (ADREF+ - ADREF-)	1.8		Vdd	V	
AD07	VAIN	Full-Scale Range	ADREF-	_	ADREF+	V	
AD08	Zain	Recommended Impedance of Analog Voltage Source	—	1	—	kΩ	
AD09	RVREF	ADC Voltage Reference Ladder Impedance		50	_	kΩ	Note 3

* These parameters are characterized but not tested.

+ Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Total Absolute Error is the sum of the offset, gain and integral non-linearity (INL) errors.

2: The ADC conversion result never decreases with an increase in the input and has no missing codes.

3: This is the impedance seen by the VREF pads when the external reference pads are selected.