



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, HLVD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 35x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f46k42-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.1 System Arbitration

The System Arbiter resolves memory access between the System Level Selections (i.e., Main, Interrupt Service Routine) and Peripheral Selection (i.e., DMA and Scanner) based on user-assigned priorities. Each of the system level and peripheral selections has its own priority selection registers. Memory access priority is resolved using the number written to the corresponding Priority registers, 0 being the highest priority and 4 the lowest. The default priorities are listed in Table 3-1.

In case the user wants to change priorities, ensure each Priority register is written with a unique value from 0 to 4.

Sele	Priority register Reset value	
System Level	ISR	0
	MAIN	1
Peripheral	DMA1	2
	DMA2	3
	SCANNER	4


TABLE 3-1: DEFAULT PRIORITIES

Bank	BSR<5:0>	Address addr<7:0>	PIC18(L)F45K42 PIC18(L)F55K42	PIC18(L)F26K42 PIC18(L)F46K42 PIC18(L)F56K42	PIC18(L)F27K42 PIC18(L)F47K42 PIC18(L)F57K42	Address addr<13:0>	
		00h	Access RAM	Access RAM	Access RAM	0000h 005Fh	
Bank 0	00 0000	FFh	GPR	GPR	GPR	0060h 00FFh	
Bank 1	00 0001	00h FFh				0100h	
Bank 2	00 0010	00h FFh	GPR	GPR	GPR	•	
		00h	GPR	GPR	GPR		
Bank 3	00 0011	· FFh				03FFh	Virtual Bank
	00 0100	00h				0400h •	Access RAM 00h
Banks 4 to 7	00 0111	: FFh	GPR	GPR	GPR	: 07FFh	SFR 60h
		00h				0800h	/ FFh
Banks 8 to 15	00 1000 - 00 1111	:		GPR		•	
	00 1111	FFh 00h			GPR	0FFFh 1000h	_ //
Banks 16 to 31	01 0000	:	Unimplemented				
	01 1111	FFh 00h		Unimplemented		1FFFh 2000h	
Banks	10 0000				Unimplemented		
32 to 55	- 11 0111	FFh				37FFh	
Banks	11 1000	00h				3800h •	
Banks 56 to 62	11 1110	: FFh	SFR	SFR	SFR	· 3EFFh	
Bank 63	11 1111	00h	SFR	SFR	SFR	3800h 3EFFh 3F60h	

FIGURE 4-4:

DATA MEMORY MAP FOR PIC18/I)E26/27/45/46/47/55/56/57K42 DEVICES

© 2016-2017 Microchip Technology Inc.



R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
TMR0IE	U1IE	U1EIE	U1TXIE	U1RXIE	I2C1EIE	I2C1IE	I2C1TXIE		
bit 7							bit (
Legend:									
R = Readable		W = Writable		•	mented bit, read				
u = Bit is unch	anged	x = Bit is unkr		-n/n = Value a	at POR and BO	R/Value at all c	other Resets		
'1' = Bit is set		'0' = Bit is clea	ared						
bit 7	TMROIF	R0 Interrupt En	able bit						
	1 = Enabled 0 = Disabled								
bit 6	U1IE: UART1	Interrupt Enab	ole bit						
	1 = Enabled								
	0 = Disabled								
bit 5	U1EIE: UART1 Framing Error Interrupt Enable bit								
	1 = Enabled 0 = Disabled								
bit 4	U1TXIE: UART1 Transmit Interrupt Enable bit								
	1 = Enabled								
	0 = Disabled								
bit 3		RT1 Receive In	terrupt Enable	e bit					
	1 = Enabled 0 = Disabled								
bit 2			t Enable bit						
	I2C1EIE: I ² C1 Error Interrupt Enable bit 1 = Enabled								
	0 = Disabled								
bit 1	I2C1IE: I ² C1 Interrupt Enable bit								
	1 = Enabled								
	0 = Disabled								
bit 0		C1 Transmit Int	errupt Enable	bit					
	1 = Enabled								

REGISTER 9-17: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3

10.2.3.2 Peripheral Usage in Sleep

Some peripherals that can operate in Sleep mode will not operate properly with the Low-Power Sleep mode selected. The Low-Power Sleep mode is intended for use with these peripherals:

- Brown-out Reset (BOR)
- Windowed Watchdog Timer (WWDT)
- External interrupt pin/Interrupt-On-Change pins
- Peripherals that run off external secondary clock source

It is the responsibility of the end user to determine what is acceptable for their application when setting the VREGPM settings in order to ensure operation in Sleep.

Note:	The PIC18F26/27/45/46/47/55/56/57K42
	devices do not have a configurable Low-
	Power Sleep mode. PIC18F26/27/45/46/
	47/55/56/57K42 devices are unregulated
	and are always in the lowest power state
	when in Sleep, with no wake-up time
	penalty. These devices have a lower
	maximum VDD and I/O voltage than the
	PIC18(L)F26/27/45/46/47/55/56/57K42.
	See Section 44.0 "Electrical
	Specifications" for more information.

10.2.4 IDLE MODE

When IDLEN is set (IDLEN = 1), the SLEEP instruction will put the device into Idle mode. In Idle mode, the CPU and memory operations are halted, but the peripheral clocks continue to run. This mode is similar to Doze mode, except that in IDLE both the CPU and PFM are shut off.

Note: If CLKOUTEN is enabled (CLKOUTEN = 0, Configuration Word 1H), the output will continue operating while in idle.

10.2.4.1 Idle and Interrupts

IDLE mode ends when an interrupt occurs (even if GIE = 0), but IDLEN is not changed. The device can reenter IDLE by executing the SLEEP instruction.

If Recover-On-Interrupt is enabled (ROI = 1), the interrupt that brings the device out of idle also restores full-speed CPU execution when doze is also enabled.

10.2.4.2 Idle and WWDT

When in idle, the WWDT Reset is blocked and will instead wake the device. The WWDT wake-up is not an interrupt, therefore ROI does not apply.

Note: The WDT can bring the device out of idle, in the same way it brings the device out of Sleep. The DOZEN bit is not affected.

10.3 Peripheral Operation in Power Saving Modes

All selected clock sources and the peripherals running off them are active in both IDLE and DOZE mode. Only in Sleep mode, both the Fosc and Fosc/4 clocks are unavailable. All the other clock sources are active, if enabled manually or through peripheral clock selection before the part enters Sleep.


WRITE_BYTE	TO_HREGS		
	MOVF	POSTINCO, W	; get low byte of buffer data
	MOVWF	TABLAT	; present data to table latch
	TBLWT+*		; write data, perform a short write
			; to internal TBLWT holding register.
	DECFSZ	COUNTER	; loop until holding registers are full
	BRA	WRITE WORD TO HREGS	
PROGRAM MEM	ORY		
	BCF	NVMCON1, REG0	; point to Program Flash Memory
	BSF	NVMCON1, REG1	; point to Program Flash Memory
	BSF	NVMCON1, WREN	; enable write to memory
	BCF	NVMCON1, FREE	; enable write to memory
	BCF	INTCON0, GIE	; disable interrupts
	MOVLW	55h	
Required	MOVWF	NVMCON2	; write 55h
Sequence	MOVLW	0AAh	
	MOVWF	NVMCON2	; write OAAh
	BSF	NVMCON1, WR	; start program (CPU stall)
	DCFSZ	COUNTER2	; repeat for remaining write blocks
	BRA	WRITE_BYTE_TO_HREGS	
	BSF	INTCONO, GIE	; re-enable interrupts
	BCF	NVMCON1, WREN	; disable write to memory

EXAMPLE 13-4: WRITING TO PROGRAM FLASH MEMORY (CONTINUED)

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
PPSLOCK	—		—	—	—	—	—	PPSLOCKED	283
INT0PPS	_	_	_		INTOPPS<4:0>				
INT1PPS	_	_	_			INT1PPS<	4:0>		277
INT2PPS	_	_	_			INT2PPS<4	4:0>		277
TOCKIPPS		_	_			T0CKIPPS<	:4:0>		277
T1CKIPPS		_	_			T1CKIPPS<	:4:0>		277
T1GPPS	_	_	_			T1GPPS<4	4:0>		277
T3CKIPPS	_	_	_			T3CKIPPS<	:4:0>		277
T3GPPS	_	_	_			T3GPPS<4	4:0>		277
T5CKIPPS	-	_	—			T5CKIPPS<	:4:0>		277
T5GPPS	-	_	—			T5GPPS<4	4:0>		277
T2INPPS	_	_	_			T2INPPS<	4:0>		277
T4INPPS	-	_	—			T4INPPS<	4:0>		277
T6INPPS	_	_	_			T6INPPS<4	4:0>		277
CCP1PPS	_	_	_			CCP1PPS<	4:0>		277
CCP2PPS	_	_	_			CCP2PPS<	4:0>		277
CCP3PPS	_	_	_			CCP3PPS<	4:0>		277
CCP4PPS	_	_	_			CCP4PPS<	4:0>		277
SMT1WINPPS	_	_	_			SMT1WINPP	S<4:0>		277
SMT1SIGPPS	_	_	_			SMT1SIGPPS	S<4:0>		277
CWG1PPS		_	_			CWG1PPS<	:4:0>		277
CWG2PPS		_	_			CWG2PPS<	:4:0>		277
CWG3PPS		_	_			CWG3PPS<	:4:0>		277
MD1CARLPPS	_	_	_			MDCARLPPS	6<4:0>		277
MD1CARHPPS	_	_	_			MDCARHPP	S<4:0>		277
MD1SRCPPS	_	_	_			MDSRCPPS	<4:0>		277
CLCIN0PPS		_	_			CLCIN0PPS	<4:0>		277
CLCIN1PPS	_	_	_			CLCIN1PPS	<4:0>		277
CLCIN2PPS	_	_	_			CLCIN2PPS	<4:0>		277
CLCIN3PPS		_	_			CLCIN3PPS	<4:0>		277
ADACTPPS	_	_	_			ADACTPPS	<4:0>		277
SPI1SCKPPS	_	_	_			SPI1SCKPPS	S<4:0>		277
SPI1SDIPPS	_	_	_			SPI1SDIPPS	<4:0>		277
SPI1SSPPS	_	_	_			SPI1SSPPS	<4:0>		277
I2C1SCLPPS		_	_			I2C1SCLPPS	6<4:0>		277
I2C1SDAPPS	_	_	_			I2C1SDAPPS	6<4:0>		277
I2C2SCLPPS	_	_	_			I2C2SCLPPS	6<4:0>		277
I2C2SDAPPS	_	_	_			I2C2SDAPPS	6<4:0>		277
U1RXPPS	_	_	_			U1RXPPS<	4:0>		277
U1CTSPPS	_	_	_		U1CTSPPS<4:0>				
U2RXPPS	_	_	_		U2RXPPS<4:0>				
U2CTSPPS	_	_	—			U2CTPPS<	4:0>		277 277
RxyPPS	_	_	_			RxyPPS<4			280


TABLE 17-3: SUMMARY OF REGISTERS ASSOCIATED WITH THE PPS MODULE

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the PPS module.



2: In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge of the clock.

FIGURE 21-4: TIMER1/3/5 GATE ENABLE MODE



U-0	U-0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0				
_	—	CHPOL	CHSYNC	—	—	CLPOL	CLSYNC				
bit 7							bit C				
Lagandi											
Legend: R = Readab	le bit	W = Writable I	oit	U = Unimple	mented bit, read	d as '0'					
u = Bit is un	changed	x = Bit is unkn	own	-	at POR and BC		other Resets				
'1' = Bit is se	•	'0' = Bit is clea	ared								
bit 7-6	Unimplemer	nted: Read as '	0'								
bit 5	CHPOL: Mod	dulator High Ca	rrier Polarity S	elect bit							
	1 = Selected	1 = Selected high carrier signal is inverted									
	0 = Selected	0 = Selected high carrier signal is not inverted									
bit 4	CHSYNC: M	odulator High C	arrier Synchro	nization Enabl	le bit						
		 1 = Modulator waits for a falling edge on the high time carrier signal before allowing a switch to the low time carrier 									
	0 = Modulate	ator output is not synchronized to the high time carrier signal ⁽¹⁾									
bit 3-2	Unimplemer	nted: Read as '	0'								
bit 1	CLPOL: Mod	dulator Low Car	rier Polarity Se	elect bit							
		l low carrier sig l low carrier sig		ted							
bit 0	 CLSYNC: Modulator Low Carrier Synchronization Enable bit 1 = Modulator waits for a falling edge on the low time carrier signal before allowing a switch to the hig time carrier 0 = Modulator output is not synchronized to the low time carrier signal⁽¹⁾ 										

REGISTER 30-2: MD1CON1: MODULATION CONTROL REGISTER 1

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
UxCON0	BRGS	ABDEN	TXEN	RXEN		MODE	<3:0>		498
UxCON1	ON	_	—	WUE	RXBIMD	—	BRKOVR	SENDB	499
UxCON2	RUNOVF	RXPOL	STP	<1:0>	C0EN	TXPOL	FLO<	<1:0>	500
UxERRIR	TXMTIF	PERIF	ABDOVF	CERIF	FERIF	RXBKIF	RXFOIF	TXCIF	501
UxERRIE	TXMTIE	PERIE	ABDOVE	CERIE	FERIE;	RXBKIE	RXFOIE	TXCIE	502
UxUIR	WUIF	ABDIF	_	_	_	ABDIE	_	_	503
UxFIFO	TXWRE	STPMD	TXBE	TXBF	RXIDL	XON	RXBE	RXBF	504
UxBRGL		BRG<7:0>							505
UxBRGH				BRG<	<15:8>				505
UxRXB				RXB	<7:0>				506
UxTXB				TXB	<7:0>				506
UxP1H	_	_	_	_	—	_	_	P1<8>	507
UxP1L			•	P1<	7:0>				507
UxP2H	_	_	_	_	—	_	_	P2<8>	508
UxP2L			•	P2<	7:0>				508
UxP3H	—	—	—	—	—	—	—	P3<8>	509
UxP3L			•	P3<	7:0>	•	•		509
UxTXCHK				TXCH	K<7:0>				510
UxRXCHK		RXCHK<7:0>							510

TABLE 31-3: SUMMARY OF REGISTERS ASSOCIATED WITH THE UART

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the UART module.

asserting the Start condition. The action of the SDA being driven low while SCL is high is the Start condition,

causing the SCIF bit to be set. One TSCL later the SCL


is asserted low, ending the start sequence. Figure 33-

15 shows the Start condition timing.

33.5.5 I²C MASTER MODE START CONDITION TIMING

The user can initiate a Start condition by either writing to the Start bit (S) of the I2CxCON0 register or by writing to the I2CxTXB register based on the ABD bit setting. Master hardware waits for BFRE = 1, before

FIGURE 33-15: START CONDITION TIMING



33.5.6 I²C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the Start bit of the I2CxCON0 register is set and the master module is waiting from a Restart clock stretch event (RSEN = 1 and I2CxCNT = 0).

When the Start bit is set, the SDA pin is released high for TscL/2. Then the SCL pin is released floated high) for TscL/2. If the SDA pin is detected low, bus collision flag (BCLIF) is set and the master goes idle. If SDA is detected high, the SDA pin will be pulled low (Start condition) for TscL. Last, SCL is asserted low and I2CxADB0/1 is loaded into the shift register. As soon as a Restart condition is detected on the SDA and SCL pins, the RSCIF bit is set. Figure 33-16 shows the timings for repeated Start Condition.

REGISTER 33-9: I2CxCNT: I²C BYTE COUNT REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			CNT	<7:0>			
bit 7							bit 0
Legend:							
D Deedeklerk			L			(0)	

R = Readable bit	VV = VVritable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
ʻı' = Bit is set	'0' = Bit is cleared	HS = Hardware set HC = Hardware clear

bit 7-0 CNT<7:0>: I²C Byte Count Register bits

If receiving data,

decremented 8th SCL edge, when a new data byte is loaded into I2CxRXB

If transmitting data,

decremented 9th SCL edge, when a new data byte is moved from I2CxTXB CNTIF flag is set on 9th falling SCL edge, when I2CxCNT = 0. (Byte count cannot decrement past '0')

Note 1: It is recommended to write this register only when the module is IDLE (MMA = 0, SMA = 0) or when clock

stretching (CSTR = $1 \parallel MDR = 1$).

ADDWFC	ADD W and CARRY bit to f					
Syntax:	ADDWFC f {,d {,a}}					
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]					
Operation:	$(W) + (f) + (C) \rightarrow dest$					
Status Affected:	N,OV, C, DC, Z					
Encoding:	0010 00da ffff ffff					
	ory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Sec- tion 41.2.3 "Byte-Oriented and Bit- Oriented Instructions in Indexed Lit- eral Offset Mode" for details.					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2 Q3 Q4					
Decode	ReadProcessWrite toregister 'f'Datadestination					
Example:	ADDWFC REG, 0, 1					
Before Instruct CARRY REG W After Instructio CARRY REG W	bit = 1 = 02h = 4Dh on					

	DLW	A	AND literal with W						
Syntax:			ANDLW k						
Oper	ands:	0	$0 \leq k \leq 255$						
Operation:			V) .AND.	$k\toW$					
Status Affected:			N, Z						
Encoding:			0000	1011	kk}	ck	kkkk		
Description:			The contents of W are AND'ed with the 8-bit literal 'k'. The result is placed in W.						
Words:									
Cycle	es:	1							
QC	ycle Activity:								
	Q1		Q2	Q3	Q3		Q4		
	Decode I		ad literal 'k'		Process Data		rite to W		
Example:		A	NDLW	05Fh					
Before Instruction		tion							
	W	=	A3h						
	After Instruction	on							
	W	=	03h						

BNC	Branch if Not Carry		BNN		Branch if	Not Negati	ve				
Syntax:	BNC n			Synta	x:	BNN n	BNN n				
Operands:	-128 ≤ n ≤ 1	127		Opera	ands:	$-128 \le n \le 127$					
Operation:	if CARRY b (PC) + 2 + 2			Opera	ation:	if NEGATIVE bit is '0' (PC) + 2 + 2n \rightarrow PC					
Status Affected:	None			Status	Affected:	None	None				
Encoding:	1110	0011 nn:	nn nnnn	Encod	ding:	1110	0111 nr	inn nnnn			
Description:	If the CARRY bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a 2-cycle instruction.		will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a		Descr	iption:	If the NEGATIVE bit is '0', the program will branch. The 2's complement number added to the PC. Since the lincremented to fetch the new instruction, the new address PC + 2 + 2n. This instruction 2-cycle instruction.		nber '2n' is ne PC will have next ress will be		
Words:	1			Words	3:	1					
Cycles:	1(2)			Cycle	s:	1(2)					
Q Cycle Activity: If Jump:				Q Cy If Jur	rcle Activity: np:						
Q1	Q2	Q3	Q4	_	Q1	Q2	Q3	Q4			
Decode	Read literal 'n'	Process Data	Write to PC		Decode	Read literal 'n'	Process Data	Write to PC			
No	No	No	No		No	No	No	No			
operation	operation	operation	operation		operation	operation	operation	operation			
If No Jump:				If No	Jump:			•			
Q1	Q2	Q3	Q4	Г	Q1	Q2	Q3	Q4			
Decode	Read literal 'n'	Process Data	No operation		Decode	Read literal 'n'	Process Data	No operation			
Example:	HERE	BNC Jump		Exam	<u>ple</u> :	HERE	BNN Jumj	þ			
Before Instru	ction			E	Before Instruc	ction					
PC After Instruct	ion	dress (HERE)	4	PC After Instruction	on	dress (HERE	2)			
If CARF PC If CARF	C = ad RY = 1;	dress (Jump) dress (HERE			If NEGA PC If NEGA	= ad	dress (Jum <u>r</u>))			

BRA	۱.	Unconditional Branch						
Synta	ax:	BRA n						
Oper	ands:	$-1024 \le n \le 1023$						
Oper	ation:	(PC) + 2 + 2n	ightarrow PC					
Statu	s Affected:	None						
Enco	ding:	1101	0nnn	nnnn	nnnn			
Desc	ription:	Add the 2's complement number '2n' to the PC. Since the PC will have incre- mented to fetch the next instruction, the new address will be $PC + 2 + 2n$. This instruction is a 2-cycle instruction.						
Word	ls:	1						
Cycles:		2						
Q Cycle Activity:								
	Q1	Q2	C	23	Q4			
	Decode	Read literal 'n'		cess ata	Write to PC			
No operation		No	N	1	No			
	operation	operation		lo ation	operation			

BSF	Bit Set f								
Syntax:	BSF f, b	{,a}							
Operands:	$\begin{array}{l} 0\leq f\leq 255\\ 0\leq b\leq 7\\ a\in [0,1] \end{array}$	$0 \le b \le 7$							
Operation:	$1 \rightarrow \text{f}$								
Status Affected:	None								
Encoding:	1000	bbba	ffff	ffff					
Description:	Bit 'b' in reg If 'a' is '0', t If 'a' is '1', t GPR bank. If 'a' is '0' a set is enab in Indexed mode wher tion 41.2.3 Oriented II eral Offset	the Acces the BSR i and the ex- led, this i Literal O never $f \leq$ "Byte-C nstruction	ss Bank is s used to ktended ir nstruction ffset Addr 95 (5Fh). priented a ons in Ind	select the operates essing See Sec- nd Bit- exed Lit-					
Words:	1								
Cycles:	1	1							
Q Cycle Activity:									
Q1	Q2	Q3		Q4					
Decode	Read register 'f'	Proce Dat		Write egister 'f'					
Example: Before Instruc	=								

Before Instruction FLAG_REG = 0Ah After Instruction FLAG_REG = 8Ah

W

INFSN	IZ	t f, skip if no	ot 0						
Syntax	:	INFSNZ f	{,d {,a}}						
Operar	nds:	$0 \leq f \leq 255$							
		d ∈ [0,1] a ∈ [0,1]	d ∈ [0,1] a ∈ [0,1]						
Operat	ion:	• • •	• • •						
Operat	1011.	· · ·	(f) + 1 \rightarrow dest, skip if result $\neq 0$						
Status	Affected:	None	None						
Encodi	ng:	0100	10da ff:	ff ffff					
Descrip	otion:	The conten	The contents of register 'f' are						
			incremented. If 'd' is '0', the result is						
			placed in W. If 'd' is '1', the result is placed back in register 'f' (default).						
			is not '0', the						
		instruction,	which is alrea	dy fetched, is					
			Ind a NOP is ex						
		instead, ma	king it a 2-cyc	le					
			he Access Bai	nk is selected.					
			he BSR is use	d to select the					
		GPR bank.	nd the extende	ad instruction					
			ed, this instruc						
		in Indexed I	Literal Offset A	Addressing					
			ever f ≤ 95 (5l						
			"Byte-Orient						
			Mode" for de						
Words:		1							
Cycles	:	1(2)							
			cycles if skip a						
0.0	الم الم الم	by	a 2-word instr	ruction.					
Q Cyc	le Activity: Q1	Q2	Q3	Q4					
	Decode	Read	Process	Write to					
		register 'f'	Data	destination					
lf skip	:								
_	Q1	Q2	Q3	Q4					
	No	No	No	No					
lf okin	operation	operation	operation	operation					
п экір	Q1	d by 2-word in: Q2	Q3	Q4					
Γ	No	No	No	No					
	operation	operation	operation	operation					
	No	No	No	No					
	operation	operation	operation	operation					
<u>Examp</u>	<u>le</u> :	HERE ZERO NZERO	INFSNZ REG	G, 1, O					
Be	efore Instruc PC	tion = Address	(HERE)						
At	fter Instructio								
	REG If REG	= REG + ≠ 0;	1						
	PC	= Address	(NZERO)						
	If REG PC	= 0; = Address	(ZERO)						
			(2210)						

IORLW	Inclusive	Inclusive OR literal with W						
Syntax:	IORLW k	IORLW k						
Operands:	$0 \le k \le 255$	$0 \le k \le 255$						
Operation:	(W) .OR. k	$\rightarrow W$						
Status Affected:	N, Z							
Encoding:	0000	1001	kkk	k	kkkk			
Description:	The conten bit literal 'k'							
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3		Q4				
Decode	Read literal 'k'	Proce Dat		Wr	rite to W			
Evennler	TODIN	251						
Example:	IORLW	35h						
Before Instruc	tion							
W	= 9Ah							
After Instruction	n							

BFh

=

© 2017 Microchip Technology Inc.

SUBWF	Subtract	W from f					
Syntax:	SUBWF	f {,d {,a}}					
Operands:		0 ≤ f ≤ 255					
	d ∈ [0,1] a ∈ [0,1]						
Operation:		$a \in [0, 1]$ (f) – (W) \rightarrow dest					
Status Affected:		N, OV, C, DC, Z					
Encoding:		0101 11da ffff ffff					
Description:Subtract W from register 'f' (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used 							
		de" for details.					
Words:	1						
Cycles:	1						
Q Cycle Activity:			<u>.</u>				
Q1 Decode	Q2 Read	Q3 Process	Q4 Write to				
Decode	register 'f'	Data	destination				
Example 1:	SUBWF	REG, 1, 0					
Before Instruc REG W C	tion = 3 = 2 = ?						
After Instructio	on .						
REG W C Z N	= 1 = 2 = 1 ; re = 0 = 0	esult is positive	2				
Example 2:	SUBWF	REG, 0, 0					
Before Instruc REG W C	= 2 = 2 = ?						
After Instructio REG W C Z	= 2 = 0	esult is zero					
N	= 0	-					
Example 3:	SUBWF	REG, 1, 0					
Before Instruc REG W C	tion = 1 = 2 = ?						
After Instructio REG W C	= FFh ;(2 = 2	's complement	,				
Z N	= 0 , re = 0 = 1	Sur is negativ	~				

SUBWFB	Su	btract	N from f	witł	n Borrow			
Syntax:	SU	BWFB	f {,d {,a}}	·				
Operands:	0 ≤	$f \leq 255$						
		d ∈ [0,1] a ∈ [0,1]						
Operation:		a ∈ [0, 1] (f) – (W) – (\overline{C}) → dest						
Status Affected:	N, (OV, C, D	C, Z					
Encoding:	C	101	10da	fff	f ffff			
Description: Words: Cycles:	Subtract W and the CARRY flag (borrow) from register 'f' (2's comple- ment method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Sec- tion 41.2.3 "Byte-Oriented and Bit- Oriented Instructions in Indexed Lit- eral Offset Mode" for details. 1							
Q Cycle Activity:	-							
Q1		Q2	Q3		Q4			
Decode		Read	Proces	S	Write to			
Example 1:		ister 'f'	REG, 1,	0	destination			
Before Instruc		UBWFB	REG, I,	0				
REG ₩ C	= = =	19h 0Dh 1	(0001 (0000					
After Instructio REG [₩] C	on = = =	0Ch 0Dh 1	(0000 (0000					
Z N	=	0	; result	is po	sitive			
Example 2:	S	UBWFB	REG, 0,	•				
Before Instruc	tion							
REG W C	= = =	1Bh 1Ah 0	(0001 (0001					
After Instructio REG W	= =	1Bh 00h 1	(0001	101	.1)			
C Z	=	1	; result	is ze	ro			
N Example 2:	=	0	DEC 1	0				
Example 3: Before Instruc		UBWFB	REG, 1,	0				
REG W C	= = =	03h 0Eh 1	(0000 (0000					
After Instruction REG	on =	F5h	(1111 ; [2's co		01)			
W C	=	0Eh 0	(0000		.0)			
Z N	= =	0 1	; result	is ne	egative			

41.2.5 SPECIAL CONSIDERATIONS WITH MICROCHIP MPLAB[®] IDE TOOLS

The latest versions of Microchip's software tools have been designed to fully support the extended instruction set of the PIC18(L)F2x/4x/5xK42 family of devices. This includes the MPLAB C18 C compiler, MPASM assembly language and MPLAB Integrated Development Environment (IDE).

When selecting a target device for software development, MPLAB IDE will automatically set default Configuration bits for that device. The default setting for the XINST Configuration bit is '0', disabling the extended instruction set and Indexed Literal Offset Addressing mode. For proper execution of applications developed to take advantage of the extended instruction set, XINST must be set during programming.

To develop software for the extended instruction set, the user must enable support for the instructions and the Indexed Addressing mode in their language tool(s). Depending on the environment being used, this may be done in several ways:

- A menu option, or dialog box within the environment, that allows the user to configure the language tool and its settings for the project
- A command line option
- A directive in the source code

These options vary between different compilers, assemblers and development environments. Users are encouraged to review the documentation accompanying their development systems for the appropriate information.

FIGURE 44-12: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS





TABLE 44-21: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS


Param No.	Sym.		Characteris	tic	Min.	Тур†	Max.	Units	Conditions
40*	T⊤0H	T0CKI High I	Pulse Width	No Prescaler	0.5 Tcy + 20	—		ns	
			<	With Prescaler	~ 10	_		ns	
41*	T⊤0L	T0CKI Low F	Pulse Width	No Prescaler/	0.5 Tcy + 20	_	_	ns	
				With Prescaler	10	_	-	ns	
42*	T⊤0P	T0CKI Period	۲ ۲	\sim	Greater of:	_	_	ns	N = prescale value
			$\langle \rangle$	\land	20 or <u>Tcy + 40</u> N				
45*	T⊤1H	T1CKI High	Synchronous,	No Prescaler	0.5 Tcy + 20	—	_	ns	
		Time	Synchronous,	with Prescaler	15			ns	
			Asynchronous	3	30	_		ns	
46*	T⊤1L	T1CKI LOW/	Synchronous,	No Prescaler	0.5 Tcy + 20		_	ns	
		Time	Synchronous,	with Prescaler	15		_	ns	
		()	Asynchronous	3	30			ns	
47*	T⊤1₽∕	71CKI Input	Šynchronous		Greater of:		_	ns	N = prescale value
		Period			30 or <u>Tcy + 40</u> N				
	$\left[\right] $	$\langle \rangle$	Asynchronous	3	60			ns	
49*	TCKEZTMR1	Delay from E Increment	xternal Clock E	Edge to Timer	2 Tosc	—	7 Tosc	—	Timers in Sync mode

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

40-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MV) – 5x5x0.5 mm Body [UQFN]





Microchip Technology Drawing C04-156A Sheet 1 of 2