

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, HLVD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	128KB (64K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 35x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f47k42-e-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4.4 PIC18 Instruction Cycle

4.4.1 INSTRUCTION FLOW/PIPELINING

An "Instruction Cycle" consists of four cycles of the oscillator clock. The instruction fetch and execute are pipelined in such a manner that a fetch takes one instruction cycle, while the decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 4-3).

A fetch cycle begins with the Program Counter (PC) incrementing followed by the execution cycle.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR). This instruction is then decoded and executed during the next few oscillator clock cycles. Data memory is read (operand read) and written (destination write) during the execution cycle as well.

EXAMPLE 4-3: INSTRUCTION PIPELINE FLOW

	TCY0	Tcy1	Tcy2	Тсү3	TcY4	TCY5		
1. MOVLW 55h	Fetch 1	Execute 1		I	I	I		
2. MOVWF PORTB		Fetch 2	Execute 2					
3. BRA SUB_1			Fetch 3	Execute 3		_		
4. BSF PORTA, BIT3 (Forced NOP)			Fetch 4	Flush (NOP)			
5. Instruction @ addre	ss SUB_1				Fetch SUB_1	Execute SUB_1		
Note: There are some instructions that take multiple cycles to execute. Refer to Section 41.0 "Instruction Set Summary" for details.								

13.1.5 ERASING PROGRAM FLASH MEMORY

The minimum erase block is 64 words (refer to Table 5-4). Only through the use of an external programmer, or through ICSP™ control, can larger blocks of program memory be bulk erased. Word erase in the program memory array is not supported.

For example, when initiating an erase sequence from a microcontroller with erase row size of 64 words, a block of 64 words (128 bytes) of program memory is erased. The Most Significant 16 bits of the TBLPTR<21:6> point to the block being erased. The TBLPTR<5:0> bits are ignored.

The NVMCON1 register commands the erase operation. The REG<1:0> bits must be set to point to the Program Flash Memory. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation.

The NVM unlock sequence described in **Section 13.1.4 "NVM Unlock Sequence**" should be used to guard against accidental writes. This is sometimes referred to as a long write.

A long write is necessary for erasing program memory. Instruction execution is halted during the long write cycle. The long write is terminated by the internal programming timer.

13.1.5.1 Program Flash Memory Erase Sequence

The sequence of events for erasing a block of internal program memory is:

- 1. REG bits of the NVMCON1 register point to PFM
- 2. Set the FREE and WREN bits of the NVMCON1 register
- 3. Perform the unlock sequence as described in Section 13.1.4 "NVM Unlock Sequence"

If the PFM address is write-protected, the WR bit will be cleared and the erase operation will not take place, WRERR is signaled in this scenario.

The operation erases the memory row indicated by masking the LSBs of the current TBLPTR.

While erasing PFM, CPU operation is suspended and it resumes when the operation is complete. Upon completion the WR bit is cleared in hardware, the NVMIF is set and an interrupt will occur if the NVMIE bit is also set.

Write latch data is not affected by erase operations and WREN will remain unchanged.

Note 1: If a write or erase operation is terminated by an unexpected event, WRERR bit will set which user can check to decide whether a rewrite of the location(s) is needed.

- 2: WRERR is set if WR is written to '1' while TBLPTR points to a write-protected address.
- **3:** WRERR is set if WR is written to '1' while TBLPTR points to an invalid address location (Table 13-1).

U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
_								
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'		
u = Bit is uncha	anged	x = Bit is unkr	iown	-n/n = Value a	at POR and BO	R/Value at all c	ther Resets	
'1' = Bit is set		'0' = Bit is clea	ared					
bit 7-4	Unimplen	nented: Read as '	כי					
bit 3-0	TSEL<3:0	>: Scanner Data T	rigger Input S	Selection bits				
	1111 = R e	eserved						
	•							
	•							
	•							
	1010 =	Reserved						
	1001 =	SMT1_output						
	1000 = -	TMR6_postscaled						
	0111 =	TMR5_output						
	0110 =	TMR4_postscaled						
	0101 =	TMR3_output						
	0100 -	U = TMR2_postscaled						
	0011 -	- TMR1_output						
	0001 =	CLKREF output						
	0000 =	LFINTOSC						

REGISTER 14-18: SCANTRIG: SCAN TRIGGER SELECTION REGISTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CRCACCH				ACC	<15:8>				219
CRCACCL		ACC<7:0>							
CRCCON0	EN	GO	BUSY	ACCM	—	_	SHIFTM	FULL	218
CRCCON1		DLEN<	3:0>			PLE	N<3:0>		218
CRCDATH				DATA	<15:8>				219
CRCDATL				DATA	\<7:0>				219
CRCSHIFTH				SHIFT	~15:8>				220
CRCSHIFTL	SHIFT<7:0>								220
CRCXORH				X<1	15:8>				221
CRCXORL				X<7:1>				—	221
SCANCON0	EN	TRIGEN	SGO	—	—	MREG	BURSTMD	BUSY	222
SCANHADRU	—	—			HADF	R<21:16>			224
SCANHADRH				HADF	<15:8>				225
SCANHADRL				HAD	R<7:0>				225
SCANLADRU	LADR<21:16>							223	
SCANLADRH	LADR<15:8>							223	
SCANLADRL				LADF	R<7:0>				224
SCANTRIG						TSE	L<3:0>		226

TABLE 14-2: SUMMARY OF REGISTERS ASSOCIATED WITH CRC

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for the CRC module.

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	-	_			RSEL<4:0>		
bit 7							bit 0
Legend:							
	1.11	147 147.001.00	1.11				

REGISTER 22-2: TxRST: TIMER2 EXTERNAL RESET SIGNAL SELECTION REGISTER

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5 Unimplemented: Read as '0'

bit 4-0 RSEL<4:0>: Timer2 External Reset Signal Source Selection bits

	T2TMR	TMR4	TMR6	
RSEL<4:0>	Reset Source	Reset Source	Reset Source	
11111-11001	Reserved	Reserved	Reserved	
11000	UART2_tx_edge	UART2_tx_edge	UART2_tx_edge	
10111	UART2_rx_edge	UART2_rx_edge	UART2_rx_edge	
10110	UART1_tx_edge	UART1_tx_edge	UART1_tx_edge	
10101	UART1_rx_edge	UART1_rx_edge	UART1_rx_edge	
10100	CLC4_out	CLC4_out	CLC4_out	
10011	CLC3_out	CLC3_out	CLC3_out	
10010	CLC2_out	CLC2_out	CLC2_out	
10001	CLC1_out	CLC1_out	CLC1_out	
10000	ZCD_OUT	ZCD_OUT	ZCD_OUT	
01111	CMP2OUT	CMP2OUT	CMP2OUT	
01110	CMP10UT	CMP1OUT	CMP1OUT	
01101-01100	Reserved	Reserved	Reserved	
01011	PWM8OUT	PWM8OUT	PWM8OUT	
01010	PWM7OUT	PWM7OUT	PWM7OUT	
01001	PWM6OUT	PWM6OUT	PWM6OUT	
01000	PWM5OUT	PWM5OUT	PWM5OUT	
00111	CCP4OUT	CCP4OUT	CCP4OUT	
00110	CCP3OUT	CCP3OUT	CCP3OUT	
00101	CCP2OUT	CCP2OUT	CCP2OUT	
00100	CCP1OUT	CCP10UT	CCP1OUT	
00011	TMR6 postscaled	TMR6 postscaled	Reserved	
00010	TMR4 postscaled	Reserved	TMR4 postscaled	
00001	Reserved	T2TMR postscaled	T2TMR postscaled	
00000	Pin selected by T2INPPS	Pin selected by T4INPPS	Pin selected by T6INPPS	

25.7 Interrupts

The SMT can trigger an interrupt under three different conditions:

- PW Acquisition Complete
- PR Acquisition Complete
- Counter Period Match

The interrupts are controlled by the PIR and PIE registers of the device.

25.7.1 PW AND PR ACQUISITION INTERRUPTS

The SMT can trigger interrupts whenever it updates the SMT1CPW and SMT1CPR registers, the circumstances for which are dependent on the SMT mode, and are discussed in each mode's specific section. The SMT1CPW interrupt is controlled by SMT1PWAIF and SMT1PWAIE bits in the respective PIR and PIE registers. The SMT1CPR interrupt is controlled by the SMT1PRAIF and SMT1PRAIE bits, also located in the respective PIR and PIE registers.

In synchronous SMT modes, the interrupt trigger is synchronized to the SMT1CLK. In Asynchronous modes, the interrupt trigger is asynchronous. In either mode, once triggered, the interrupt will be synchronized to the CPU clock.

25.7.2 COUNTER PERIOD MATCH INTERRUPT

As described in Section 25.1.2 "Period Match interrupt", the SMT will also interrupt upon SMT1TMR, matching SMT1PR with its period match limit functionality described in Section 25.3 "Halt Operation". The period match interrupt is controlled by SMT1IF and SMT1IE, located in the respective PIR and PIE registers.

25.8 Register Definitions: SMT Control

Long bit name prefixes for the Signal Measurement Timer peripherals are shown in **Section 1.3 "Register and Bit naming conventions"**.

TABLE 25-2:LONG BIT NAMES PREFIXESFOR SMT PERIPHERALS

Peripheral	Bit Name Prefix				
SMT1	SMT1				

REGISTER 25-1: SMT1CON0: SMT CONTROL REGISTER 0

R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
EN ⁽¹⁾	—	STP	WPOL	SPOL	CPOL	PS<1:0>	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	 EN: SMT Enable bit⁽¹⁾ 1 = SMT is enabled 0 = SMT is disabled; internal states are reset, clock requests are disabled
bit 6	Unimplemented: Read as '0'
bit 5	<pre>STP: SMT Counter Halt Enable bit When SMT1TMR = SMT1PR: 1 = Counter remains SMT1PR; period match interrupt occurs when clocked 0 = Counter resets to 24'h000000; period match interrupt occurs when clocked</pre>
bit 4	<pre>WPOL: SMT1WIN Input Polarity Control bit 1 = SMT1WIN signal is active-low/falling edge enabled 0 = SMT1WIN signal is active-high/rising edge enabled</pre>
bit 3	SPOL: SMT1SIG Input Polarity Control bit 1 = SMT1_signal is active-low/falling edge enabled 0 = SMT1_signal is active-high/rising edge enabled
bit 2	CPOL: SMT Clock Input Polarity Control bit 1 = SMT1TMR increments on the falling edge of the selected clock signal 0 = SMT1TMR increments on the rising edge of the selected clock signal
bit 1-0	PS<1:0>: SMT Prescale Select bits 11 = Prescaler = 1:8 10 = Prescaler = 1:4 01 = Prescaler = 1:2 00 = Prescaler = 1:1

Note 1: Setting EN to '0' does not affect the register contents.



FIGURE 26-16: SHUTDOWN FUNCTIONALITY, AUTO-RESTART ENABLED (REN = 1, LSAC = 01, LSBD = 01)

31.2.1.8 Asynchronous Transmission Setup

- Initialize the UxBRGH, UxBRGL register pair and the BRGS bit to achieve the desired baud rate (see Section 31.17 "UART Baud Rate Generator (BRG)").
- 2. Set the MODE<3:0> bits to the desired asynchronous mode.
- 3. Set TXPOL bit if inverted TX output is desired.
- 4. Enable the asynchronous serial port by setting the ON bit.
- 5. Enable the transmitter by setting the TXEN control bit. This will cause the UxTXIF interrupt flag to be set.
- 6. If the device has PPS, configure the desired I/O pin RxyPPS register with the code for TX output.
- 7. If interrupts are desired, set the UxTXIE interrupt enable bit in the respective PIE register. An interrupt will occur immediately provided that the GIE bits in the INTCON0 register are also set.
- 8. Write one byte of data into the UxTXB register. This will start the transmission.
- 9. Subsequent bytes may be written when the UxTXIF bit is '1'.

FIGURE 31-3: ASYNCHRONOUS TRANSMISSION









Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
UxCON0	BRGS	ABDEN	TXEN	RXEN		MODE	<3:0>		498
UxCON1	ON	_	—	WUE	RXBIMD	—	BRKOVR	SENDB	499
UxCON2	RUNOVF	RXPOL	STP	<1:0>	C0EN	TXPOL	FLO•	<1:0>	500
UxERRIR	TXMTIF	PERIF	ABDOVF	CERIF	FERIF	RXBKIF	RXFOIF	TXCIF	501
UxERRIE	TXMTIE	PERIE	ABDOVE	CERIE	FERIE;	RXBKIE	RXFOIE	TXCIE	502
UxUIR	WUIF	ABDIF	_		_	ABDIE			503
UxFIFO	TXWRE	STPMD	TXBE	TXBF	RXIDL	XON	RXBE	RXBF	504
UxBRGL	BRG<7:0>								505
UxBRGH	BRG<15:8>								505
UxRXB				RXB	<7:0>				506
UxTXB				TXB·	<7:0>				506
UxP1H			_		_			P1<8>	507
UxP1L				P1<	7:0>				507
UxP2H			_		_			P2<8>	508
UxP2L				P2<	7:0>				508
UxP3H			_		_			P3<8>	509
UxP3L				P3<	7:0>				509
UxTXCHK				TXCH	K<7:0>				510
UxRXCHK				RXCH	K<7:0>				510

TABLE 31-3: SUMMARY OF REGISTERS ASSOCIATED WITH THE UART

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the UART module.

32.0 SERIAL PERIPHERAL INTERFACE (SPI) MODULE

32.1 SPI Module Overview

The SPI (Serial Peripheral Interface) module is a synchronous serial data communication bus that operates in Full-Duplex mode. Devices communicate in a master/slave environment where the master device initiates the communication. A slave device is controlled through a Chip Select known as Slave Select. Example slave devices include serial EEPROMs, shift registers, display drivers, A/D converters, or another $PIC^{\mathbb{R}}$ device.

The SPI bus specifies four signal connections:

- Serial Clock (SCK)
- Serial Data Out (SDO)
- Serial Data IN (SDI)
- Slave Select (SS)

The SPI interface supports the following modes and features:

- Master mode
- Slave mode
- · Clock Polarity and Edge Select
- · SDI, SDO, and SS Polarity Control
- Separate Transmit and Receive Enables
- · Slave Select Synchronization
- Daisy-chain connection of slave devices
- Separate Transmit and Receive Buffers with 2-byte FIFO and DMA capabilities

Figure 32-1 shows the block diagram of the SPI module.

Clock stretching can be enabled or disabled by the clearing or setting of CSTRDIS (clock stretching disable) bit in the I2CxCON2 register. This bit is valid only in the Multi-Master and Slave modes of operation.

33.3.12.1 Clock Stretching for Buffer Operations

If enabled, clock stretching is forced during buffer read/ write operations. For example, in Slave mode if RXBF = 1 (receive buffer full), the clock will be stretched after the seventh falling edge of SCL. The SCL line is released only after the user reads data from the receive buffer. This ensures that there is never a receive data overflow. In this situation, if clock stretching is disabled, the RXO bit in I2CxCON1 is set indicating a receive overflow. When set, the module will always respond with a NACK.

Similarly, when TXBE = 1 (transmit buffer empty) and I2CCNT! = 0, the clock is stretched after the 8th falling edge of SCL. The SCL line is released only after the user loads new data into the transmit buffer. This ensures that there is never a transmit underflow. In this situation, if clock stretching is disabled, the TXUF bit in I2CxCON1 is set indicating a transmit underflow. When set, the module will always respond with a NACK.

33.3.12.2 Clock Stretching for Other Slave Operations

There are three Interrupt and Hold bits that provide clock stretching in Slave mode. These bits can also be used in conjunction with the I2CxIE bit in PIRx register to generate system level interrupts.

- Incoming address match interrupt
- Clock stretching after an incoming matching address byte is enabled by the Address Interrupt and Hold (ADRIE) bit of the I2CxPIE register. When ADRIE = 1, the CSTR bit is set and the SCL line is stretched following the 8th falling edge of SCL of a received matching address. This allows the user to read the received address from the I2CADB0/1 registers and selectively ACK/ NACK based on the received address. Clock stretching from ADRIE is released by software clearing the CSTR bit.
- Data Write Interrupt
 - The data write interrupt and hold enable (WRIE) bit is used to enable clock stretching after a received data byte. When WRIE = 1, the CSTR bit is set, and the SCL line is stretched, following the 8th falling SCL edge for incoming slave data. This bit allows user software to selectively ACK/NACK each received data byte. Clock stretching from WRIE is released by software clearing the CSTR bit.

Acknowledge status

- The acknowledge status time interrupt and hold enable (ACKTIE) bit is used to enable clock stretching after the ACK phase of a transmission. This bit enables clock stretching for all address/data transactions; address, write, or read. Following the ACK, the slave hardware will set CSTR. Clock stretching from ACKTIE is released by software clearing the CSTR bit.

33.3.13 DATA BYTE COUNT

The I2CxCNT register is used to specify the number of bytes in a complete I^2C packet. The value in this register will decrement every time a data byte is received or transmitted from the I^2C module. The I2CxCNT register will not decrement past zero.

If a byte transfer causes the I2CxCNT register to decrement to zero, the Count Interrupt Flag bit (CNTIF) in I2CxPIR is set. This flag bit is set on the 9th falling edge of SCL for transmit operations and can be more informational if the edge is specified.

The I2CxCNT register can be auto-loaded if the ACNT bit in the I2CxCON2 register is set. When ACNT bit is set, the data byte following the address byte is loaded into the I2CxCNT register.

- Note 1: I2CxCNT decrements on the eighth (receive) or ninth (transmit) falling edge of SCL; writes during this bit time can corrupt the value.
 - 2: If the block size of the message is greater than 255, the I2CxCNT register can be updated mid-message to prevent decrement to zero.

33.4 I²C Slave Mode

The I²C Slave mode operates in one of four modes selected in the Mode bits of I2CxCON0. The modes can be divided into 7- and 10-bit Addressing modes. 10-bit Addressing modes operate the same as 7-bit with some additional overhead for handling the larger addresses.

33.4.1 SLAVE ADDRESSING MODES

The I2CxADR/1/2/3 registers contain the Slave mode addresses. The first byte received after a Start or Restart condition is compared against the values stored in these registers. If the byte matches a value, it is loaded into the I2CxADB0/1 registers. If the value does not match, there is no response from the module. The I²C module can be configured in the following Slave configurations.

FIGURE 33-18: STOP CONDITION DURING RECEIVE OR TRANSMIT



33.5.9 MASTER TRANSMISSION IN 7-BIT ADDRESSING MODE

This section describes the sequence of events for the I^2C module configured as an I^2C master in 7-bit Addressing mode and is transmitting data. Figure 33-19 is used as a visual reference for this description.

1. If ABD = 0; i.e., Address buffers are enabled

Master software loads number of bytes to be transmitted in one sequence in I2CxCNT, slave address in I2CxADB1 with R/W = 0 and the first byte of data in I2CxTXB. Master software has to set the Start (S) bit to initiate communication.

If ABD = 1; i.e., Address buffers are disabled

Master software loads the number of bytes to be transmitted in one sequence in I2CxCNT and the slave address with R/W = 0 into the I2CxTXB register. Writing to the I2CxTXB will assert the start condition on the bus and sets the S bit. Software writes to the S bit are ignored in this case.

- 2. Master hardware waits for BFRE bit to be set; then shifts out start and address.
- If the transmit buffer is empty (i.e., TXBE = 1) and I2CxCNT!= 0, the I2CxTXIF and MDR bits are set and the clock is stretched on the 8th falling SCL edge. Clock can be started by loading the next data byte in I2CxTXB register.
- 4. Master sends out the 9th SCL pulse for ACK.
- If the Master hardware receives ACK from Slave device, it loads the next byte from the transmit buffer (I2CxTXB) into the shift register and the

value of I2CxCNT register is decremented.

- 6. If a NACK was received, Master hardware asserts Stop or Restart
- 7. If ABD = 0; i.e., Address buffers are enabled

If I2CxCNT = 0, Master hardware sends Stop or sets MDR if RSEN = 1 and waits for the software to set the Start bit again to issue a restart condition.

If ABD = 1; i.e., Address buffers are disabled

If I2CxCNT = 0, Master hardware sends Stop or sets MDR if RSEN = 1 and waits for the software to write the new address to the I2CxTXB register. Software writes to the S bit are ignored in this case.

- 8. Master hardware outputs data on SDA.
- 9. If TXBE = 1 and I2CxCNT! = 0, I2CxTXIF and MDR bits are set and the clock is stretched on 8th falling SCL edge. The user can release the clock by writing the next data byte to I2CxTXB register.
- 10. Master hardware clocks in ACK from Slave, and loads the next data byte from I2CTXB to the shift register. The value of I2CxCNT is decremented.
- 11. Go to step 7.



33.5.11 MASTER TRANSMISSION IN 10-BIT ADDRESSING MODE

This section describes the sequence of events for the I^2C module configured as an I^2C master in 10-bit Addressing mode and is transmitting data. Figure 33-21 is used as a visual reference for this description

1. If ABD = 0; i.e., Address buffers are enabled

Master software loads number of bytes to be transmitted in one sequence in I2CxCNT, high address byte of slave address in I2CxADB1 with R/W = 0, low address byte in I2CxADB0 and the first byte of data in I2CxTXB. Master software has to set the Start (S) bit to initiate communication.

If ABD = 1; i.e., Address buffers are disabled

Master software loads the number of bytes to be transmitted in one sequence in I2CxCNT and the high address byte of the slave address with R/W = 0 into the I2CxTXB register. Writing to the I2CxTXB will assert the start condition on the bus and sets the S bit. Software writes to the S bit are ignored in this case.

- 2. Master hardware waits for BFRE bit to be set; then shifts out the start and high address and waits for acknowledge.
- 3. If NACK, master hardware sends Stop.
- 4. If ABD = 0; i.e., Address buffer are enabled

If ACK, master hardware sends the low address byte from I2CxADB0.

If ABD = 1; i.e., Address buffer are disabled

If ACK, master hardware sets TXIF and MDR bits and the software has to write the low address byte into I2CxTXB. Writing to I2CxTXB sends the low address on the bus.

- If TXBE = 1 and I2CxCNT! = 0, I2CxTXIF and MDR bits are set. Clock is stretched on 8th falling SCL edge until master software writes next data byte to I2CxTXB.
- Master hardware sends ninth SCL pulse for ACK from slave and loads the shift register from I2CxTXB. I2CxCNT is decremented.
- 7. If slave sends a NACK, master hardware sends Stop and ends transmission.
- If slave sends an ACK, master hardware outputs data in the shift register on SDA. I2CxCNT value is checked on the 8th falling SCL edge. If I2CxCNT = 0; master hardware sends 9th SCL pulse for ACK and CNTIF is set.
- 9. If I2CxCNT! = 0; go to step 5.

39.10 Register Definitions: HLVD Control

Long bit name prefixes for the HLVD peripheral is shown in Table 39-1. Refer to **Section 1.3.2.2 "Long Bit Names"** for more information.

TABLE 39-1:

Peripheral	Bit Name Prefix				
HLVD	HLVD				

REGISTER 39-1: HLVDCON0: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER 0

R/W-0/0	U-0	R-x	R-x	U-0	U-0	R/W-0/0	R/W-0/0
EN	—	OUT	RDY	—	—	INTH	INTL
bit 7				•			bit 0
Legend:							

Legenu.					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7	 EN: High/Low-voltage Detect Power Enable bit 1 = Enables HLVD, powers up HLVD circuit and supporting reference circuitry 0 = Disables HLVD, powers down HLVD and supporting circuitry
bit 6	Unimplemented: Read as '0'
bit 5	OUT: HLVD Comparator Output bit
	 1 = Voltage ≤ selected detection limit (HLVDL<3:0>) 0 = Voltage ≥ selected detection limit (HLVDL<3:0>)
bit 4	RDY: Band Gap Reference Voltages Stable Status Flag bit
	 1 = Indicates HLVD Module is ready and output is stable 0 = Indicates HLVD Module is not ready
bit 3-2	Unimplemented: Read as '0'
bit 1	INTH: HLVD Positive going (High Voltage) Interrupt Enable
	 1 = HLVDIF will be set when voltage ≥ selected detection limit (SEL<3:0>) 0 = HLVDIF will not be set
bit 0	INTL: HLVD Negative going (Low Voltage) Interrupt Enable
	 1 = HLVDIF will be set when voltage ≤ selected detection limit (SEL<3:0>) 0 = HLVDIF will not be set

TABLE 44-6: I/O PORTS

Standard Operating Conditions (unless otherwise stated)										
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions			
	VIL	Input Low Voltage								
		I/O PORT:								
D300		with TTL buffer	_	_	0.8	V	$4.5V \le VDD \le 5.5V$			
D301				_	0.15 Vdd	V	1.8V ≤ VDD < 4.5V			
D302		with Schmitt Trigger buffer		_	0.2 Vdd	V	2.0V ≤ VDD ≤ 5.5			
D303		with I ² C levels		—	0.3 Vdd	V				
D304		with SMBus 2.0		_	0.8	V	2.7V ≤ VDØ ≤ 5.5V			
D305		with SMBus 3.0		—	0.8	V	1.8V ≤ VDØ ≤ 5.5V			
D306		MCLR	—	—	0.2 Vdd	V				
	Vih	Input High Voltage				,-				
		I/O PORT:								
D320		with TTL buffer	2.0	_	_	v	4.5V ≩ Vpp ≤ 5,5V			
D321			0.25 Vdd + 0.8	—		V	1.8V ⊊ VDD < 4.5V			
D322		with Schmitt Trigger buffer	0.8 VDD	_	`	N .	2.0V ≤ VDD ≤ 5.5V			
D323		with I ² C levels	0.7 Vdd	_		\rightarrow				
D324		with SMBus 2.0	2.1		$\left\langle \left\langle \cdot \right\rangle \right\rangle$	V	$2.7V \le VDD \le 5.5V$			
D325		with SMBus 3.0	1.35		$\backslash - \backslash$	У	$1.8V \leq V\text{DD} \leq 5.5V$			
D326		MCLR	0.7 VDD		$\backslash - \backslash$	\sim_{V}				
	lı∟	Input Leakage Current ⁽¹⁾								
D340		I/O Ports		± 5	125	nA	$\label{eq:VSS} \begin{split} Vss &\leq V \text{PIN} \leq V \text{DD}, \\ \text{Pin at high-impedance, 85}^\circ\text{C} \end{split}$			
D341		<		±5	± 1000	nA	$\label{eq:VSS} \begin{split} Vss &\leq V \text{PIN} \leq V \text{DD}, \\ \text{Pin at high-impedance, } 125^\circ\text{C} \end{split}$			
D342		MCLR ⁽²⁾	7	± 50	± 200	nA	$\label{eq:VSS} \begin{split} Vss &\leq V \text{PIN} \leq V \text{DD}, \\ \text{Pin at high-impedance, 85}^\circ\text{C} \end{split}$			
	IPUR	Weak Pull-up Current								
D350			25	120	200	μA	VDD = 3.0V, VPIN = VSS			
	Vol	Output Low Voltage								
D360		I/O ports	-	—	0.6	V	IOL = 10.0mA, VDD = 3.0V			
	Vон	Output High Voltage								
D370		I/Ø ports	VDD - 0.7			V	ЮН = 6.0 mA, VDD = 3.0V			
D380	Сю	All I/O pins	—	5	50	pF				

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Negative current is defined as current sourced by the pin.

2. The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.



FIGURE 44-14: SPI MASTER MODE TIMING (CKE = 0, SMP = 0)







TABLE 44-25: I²C BUS START/STOP BITS REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)								
Param No.	Symbol	Characteristic			Тур	Max.	Units	Conditions
SP90*	Tsu:sta	Start condition	100 kHz mode	4700		$ \geq $	ns	Only relevant for Repeated Start condition
		Setup time	400 kHz mode	600	$\langle - \rangle$	-	\rightarrow	
			1 MHz mode	260	\nearrow	Y	/	
SP91* THD	THD:STA	Start condition Hold time	100 kHz mode	4000	1		ns	After this period, the first clock pulse is generated
			400 kHz mode /	600	$\langle - \rangle$			
			1 MHz	260		\succ		
SP92*	Tsu:sto	Stop condition	100 kHz mode	4000	/	~_	ns	
		Setup time	400 kHz modę	600	\searrow			
			1 MHz	260	<u> </u>	_		
SP93	THD:STO	Stop condition	100 kHz mode	4700		_	ns	
		Hold time	400 kHz mode	1300	_	_		
			1 MHz	500	_	_		

* These parameters are characterized but not tested.



© 2017 Microchip Technology Inc.