

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I²C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, HLVD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	128KB (64K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 35x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	40-UFQFN Exposed Pad
Supplier Device Package	40-UQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f47k42-e-mv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-1: **DEVICE FEATURES (CONTINUED)**

0
20,
16-2
01
7
licn
с с
Ē
Tec
'nn
<u>e</u>
Уß
Inc.

		- (/					
Features	PIC18(L)F26K42	PIC18(L)F27K42	PIC18(L)F45K42	PIC18(L)F46K42	PIC18(L)F47K42	PIC18(L)F55K42	PIC18(L)F56K42	PIC18(L)F57K42
Comparator Module					2			
Direct Memory Access (DMA)				:	2			
Configurable Logic Cell (CLC)					4			
Peripheral Pin Select (PPS)				Y	es			
Peripheral Module Disable (PMD)				Y	es			
16-bit CRC with Scanner				Y	es			
Programmable High/ Low-Voltage Detect (HLVD)				Y	es			
Resets (and Delays)				POR, Progra RESET Ir Stack C Stack U (PWRT MCLR, W	mmable BOR, nstruction, Dverflow, nderflow F, OST), DT, MEMV			
Instruction Set				81 Instr 87 with Extended Inst	ructions; struction Set enabled	b		
Maximum Operating Frequency				64	MHz			

Note 1: PORTE is partially implemented. Pin RE3 is an input-only pin on 28/40/44/48-pin variants. In addition to that, on 40/44/48-pin variants, PORTE also consists of RE0, RE1 and RE2 pins.

4.7.3.2 FSR Registers, POSTINC, POSTDEC, PREINC and PLUSW

In addition to the INDF operand, each FSR register pair also has four additional indirect operands. Like INDF, these are "virtual" registers which cannot be directly read or written. Accessing these registers actually accesses the location to which the associated FSR register pair points, and also performs a specific action on the FSR value. They are:

- POSTDEC: accesses the location to which the FSR points, then automatically decrements the FSR by 1 afterwards
- POSTINC: accesses the location to which the FSR points, then automatically increments the FSR by 1 afterwards
- PREINC: automatically increments the FSR by 1, then uses the location to which the FSR points in the operation
- PLUSW: adds the signed value of the W register (range of -127 to 128) to that of the FSR and uses the location to which the result points in the operation.

FIGURE 4-6: INDIRECT ADDRESSING

In this context, accessing an INDF register uses the value in the associated FSR register without changing it. Similarly, accessing a PLUSW register gives the FSR value an offset by that in the W register; however, neither W nor the FSR is actually changed in the operation. Accessing the other virtual registers changes the value of the FSR register.



9.3.2 NATURAL ORDER (HARDWARE) PRIORITY

When more than one interrupt with the same user specified priority level are requested, the priority conflict is resolved by using a method called "Natural Order Priority". Natural order priority is a fixed priority scheme that is based on the Interrupt Vector Table. Table 9-2 shows the natural order priority and the interrupt vector number assigned for each source.

TABLE 9-2:INTERRUPT VECTORPRIORITY TABLE

Vector Number	Interrupt Source		Vector Number	Interrupt Source
0	Software Interrupt	1	42	DMA2SCNT
1	HLVD	1	43	DMA2DCNT
2	OSF]	44	DMA2OR
3	CSW		45	DMA2A
4	NVM		46	I2C2RX
5	SCAN		47	I2C2TX
6	CRC		48	I2C2
7	IOC		49	I2C2E
8	INT0		50	U2RX
9	ZCD		51	U2TX
10	AD		52	U2E
11	ADT		53	U2
12	C1	1	54	TMR3
13	SMT1		55	TMR3G
14	SMT1PRA	1	56	TMR4
15	SMT1PWA		57	CCP2
16	DMA1SCNT		58	—
17	DMA1DCNT		59	CWG2
18	DMA1OR		60	CLC2
19	DMA1A		61	INT2
20	SPI1RX		62	—
21	SPI1TX		63	_
22	SPI1		64	_
23	I2C1RX		65	_
24	I2C1TX		66	_
25	I2C1		67	_
26	I2C1E		68	_
27	U1RX		69	_
28	U1TX	1	70	TMR5
29	U1E	1	71	TMR5G
30	U1	1	72	TMR6
31	TMR0		73	CCP3
32	TMR1	1	74	CWG3
33	TMR1G		75	CLC3
34	TMR2	1	76	_
35	CCP1		77	_
36	_	İ	78	_
37	NCO	l	79	_
38	CWG1	1	80	CCP4
39	CLC1	1	81	CLC4
40	INT1	1	-	I
/1	C2	1		

The natural order priority scheme has vector interrupt 0 as the highest priority and vector interrupt 81 as the lowest priority.

For example, when two concurrently occurring interrupt sources that are both designated high priority using the IPRx register will be resolved using the natural order priority (i.e., the interrupt with a lower corresponding vector number will preempt the interrupt with the higher vector number).

The ability for the user to assign every interrupt source to high or low priority levels means that the user program can give an interrupt with a low natural order priority a higher overall priority level.

9.4 Interrupt Operation

All pending interrupts are indicated by the flag bit being equal to a '1' in the PIRx register. All pending interrupts are resolved using the priority scheme explained in Section 9.3 "Interrupt Priority".

Once the interrupt source to be serviced is resolved, the program execution vectors to the resolved interrupt vector addresses, as explained in **Section 9.2** "Interrupt Vector Table (IVT)". The vector number is also stored in the WREG register. Most of the flag bits are required to be cleared by the application software, but in some cases, device hardware clears the interrupt automatically. Some flag bits are read-only in the PIRx registers, these flags are a summary of the source interrupts and the corresponding interrupt flags of the source must be cleared.

A valid interrupt can be either a high or low priority interrupt when in main routine or a high priority interrupt when in low priority Interrupt Service Routine. Depending on order of interrupt requests received and their relative timing, the CPU will be in the state of execution indicated by the STAT bits of the INTCON1 register (Register 9-2).

The State machine shown in Figure 9-1 and the subsequent sections detail the execution of interrupts when received in different orders.

Note: The state of GIEH/L is not changed by the hardware when servicing an interrupt. The internal state machine is used to keep track of execution states. These bits can be manipulated in the user code resulting in transferring execution to the main routine and ignoring existing interrupts.



13.1.6.2 Write Verify

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit. Since program memory is stored as a full page, the stored program memory contents are compared with the intended data stored in RAM after the last write is complete.

FIGURE 13-10: PROGRAM FLASH MEMORY VERIFY FLOWCHART



13.1.6.3 Unexpected Termination of Write Operation

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed <u>if needed</u>. If the write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation, the WRERR bit will be set which the user can check to decide whether a rewrite of the location(s) is needed.

13.1.6.4 Protection Against Spurious Writes

A write sequence is valid only when both the following conditions are met, this prevents spurious writes which might lead to data corruption.

- The WR bit is gated through the WREN bit. It is suggested to have the WREN bit cleared at all times except during memory writes. This prevents memory writes if the WR bit gets set accidentally.
- 2. The NVM unlock sequence must be performed each time before a write operation.

13.2 Device Information Area, Device Configuration Area, User ID, Device ID and Configuration Word Access

When REG<1:0> = 0b01 or 0b11 in the NVMCON1 register, the Device Information Area, the Device Configuration Area, the User IDs, Device ID/ Revision ID and Configuration Words can be accessed. Different access may exist for reads and writes (see Table 13-1).

13.2.1 Reading Access

The user can read from these blocks by setting the REG bits to 0b01 or 0b11. The user needs to load the address into the TBLPTR registers. Executing a TBLRD after that moves the byte pointed to the TABLAT register. The CPU operation is suspended during the read and resumes after. When read access is initiated on an address outside the parameters listed in Table 13-1, the TABLAT register is cleared, reading back '0's.

13.2.2 Writing Access

The WREN bit in NVMCON1 must be set to enable writes. This prevents accidental writes to the CONFIG words due to errant (unexpected) code execution. The WREN bit should be kept clear at all times, except when updating the CONFIG words. The WREN bit is not cleared by hardware. The WR bit will be inhibited from being set unless the WREN bit is set.

23.2.3 SOFTWARE INTERRUPT MODE

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCPxIE Interrupt Priority bit of the respective PIE register clear to avoid false interrupts. Additionally, the user should clear the CCPxIF interrupt flag bit of the respective PIR register following any change in Operating mode.

23.2.4 CAPTURE DURING SLEEP

Capture mode depends upon the Timer1 module for proper operation. There are two options for driving the Timer1 module in Capture mode. It can be driven by the instruction clock (FOSC/4), or by an external clock source.

When Timer1 is clocked by FOSC/4, Timer1 will not increment during Sleep. When the device wakes from Sleep, Timer1 will continue from its previous state.

Capture mode will operate during Sleep as long as the clock source for Timer1 is active in Sleep.

23.3 Compare Mode

Compare mode makes use of the 16-bit Timer1 resource. The 16-bit value of the CCPRxH:CCPRxL register pair is constantly compared against the 16-bit value of the TMRxH:TMRxL register pair. When a match occurs, one of the following events can occur:

- Toggle the CCPx output, clear TMRx
- Toggle the CCPx output
- Set the CCPx output
- · Clear the CCPx output
- · Pulse output
- Pulse output, clear TMRx

The action on the pin is based on the value of the MODE<3:0> control bits of the CCPxCON register. At the same time, the interrupt flag CCPxIF bit is set, and an ADC conversion can be triggered, if selected.

All Compare modes can generate an interrupt and trigger an ADC conversion. When MODE = 0b0001 or 0b1011, the CCP resets the TMR register pair.

Figure 23-2 shows a simplified diagram of the compare operation.

FIGURE 23-2: COMPARE MODE OPERATION BLOCK DIAGRAM



R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1
P8TSE	L<1:0>	P7TSE	L<1:0>	P6TSE	EL<1:0>	P5TSE	L<1:0>
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	1 as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	Iown
bit 7-6	P8TSEL<1:0 ² 11 = PWM8 10 = PWM8 01 = PWM8 00 = Reserve	PWM8 Time based on TMR based on TMR based on TMR based on TMR ed	r Selection bit 6 4 2	S			
bit 5-4	P7TSEL<1:0> 11 = PWM7 10 = PWM7 01 = PWM7 00 = Reserve	PWM7 Time based on TMR based on TMR based on TMR ed	r Selection bit 6 4 2	S			
bit 3-2	P6TSEL<1:02 11 = PWM6 b 10 = PWM6 b 01 = PWM6 b 00 = Reserve	PWM6 Time based on TMR6 based on TMR4 based on TMR2 d	r Selection bit	S			
bit 1-0	P5TSEL<1:0 11 = PWM5 b 10 = PWM5 b 01 = PWM5 b 00 = Reserve	>: PWM5 Time pased on TMR6 pased on TMR4 pased on TMR2 d	r Selection bit	S			

REGISTER 24-2: CCPTMRS1: CCP TIMERS CONTROL REGISTER 1

25.6.2 GATED TIMER MODE

Gated Timer mode uses the SMTSIGx input to control whether or not the SMT1TMR will increment. Upon a falling edge of the external signal, the SMT1CPW register will update to the current value of the SMT1TMR. Example waveforms for both repeated and single acquisitions are provided in Figure 25-4 and Figure 25-5.

26.2.3.1 Direction Change in Full-Bridge Mode

In Full-Bridge mode, changing MODE<2:0> controls the forward/reverse direction. Changes to MODE<2:0> change to the new direction on the next rising edge of the modulated input.

A direction change is initiated in software by changing the MODE<2:0> bits of the CWGxCON0 register. The sequence is illustrated in Figure 26-8.

- The associated active output CWGxA and the inactive output CWGxC are switched to drive in the opposite direction.
- The previously modulated output CWGxD is switched to the inactive state, and the previously inactive output CWGxB begins to modulate.
- CWG modulation resumes after the directionswitch dead band has elapsed.

26.2.3.2 Dead-Band Delay in Full-Bridge Mode

Dead-band delay is important when either of the following conditions is true:

- The direction of the CWG output changes when the duty cycle of the data input is at or near 100%, or
- 2. The turn-off time of the power switch, including the power device and driver circuit, is greater than the turn-on time.

The dead-band delay is inserted only when changing directions, and only the modulated output is affected. The statically-configured outputs (CWGxA and CWGxC) are not afforded dead band, and switch essentially simultaneously.

Figure 26-8 shows an example of the CWG outputs changing directions from forward to reverse, at near 100% duty cycle. In this example, at time t1, the output of CWGxA and CWGxD become inactive, while output CWGxC becomes active. Since the turn-off time of the power devices is longer than the turn-on time, a shoot-through current will flow through power devices QC and QD for the duration of 't'. The same phenomenon will occur to power devices QA and QB for the CWG direction change from reverse to forward.

When changing the CWG direction at high duty cycle is required for an application, two possible solutions for eliminating the shoot-through current are:

- Reduce the CWG duty cycle for one period before changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.



FIGURE 26-8: EXAMPLE OF PWM DIRECTION CHANGE AT NEAR 100% DUTY CYCLE



33.3.7 RESTART CONDITION

A Restart is valid any time that a Stop would be valid. A master can issue a Restart if it wishes to hold the bus after terminating the current transfer. A Restart has the same effect on the slave that a Start would, resetting all slave logic and preparing it to clock in an address. The master may want to address the same or another slave. Figure 33-4 shows the waveform for a Restart condition.

FIGURE 33-4: RESTART CONDITION

In 10-bit Addressing Slave mode a Restart is required for the master to clock data out of the addressed slave. Once a slave has been fully addressed, matching both high and low address bytes (SMA = 1), the master can issue a Restart and the high address byte with the R/W bit set. The slave logic will then hold the clock and prepare to clock out data.



33.3.8 ACKNOWLEDGE SEQUENCE

The ninth SCL pulse for any transferred byte in I^2C is dedicated as an Acknowledge. It allows receiving devices to respond back to the transmitter by pulling the SDA line low. The transmitter must release control of the line during this time to shift in the response. The Acknowledge (ACK) is an active-low signal, pulling the SDA line low indicates to the transmitter that the device has received the transmitted data and is ready to receive more.

The result of an ACK is placed in the ACKSTAT bit of the I2CxCON1 register. The ACKSTAT bit is cleared when the receiving device sends an Acknowledge and is set when the receiving device does not Acknowledge. A slave sends an Acknowledge when it has recognized its address. When in a mode that is receiving data, the ACK data being sent to the transmitter depends on the value of I2CxCNT register. ACKDT is the value sent when I2CxCNT! = 0. When I2CxCNT = 0, the ACKCNT value is used instead.

In Slave mode, if the ADRIE or WRIE bits are set, clock stretching is initiated when there is an address match or when there is an attempt to write to slave. This allows the user to set the ACK value sent back to the transmitter. The ACKDT bit of the I2CxCON1 register is set/cleared to determine the response. Slave hardware will generate an ACK response if the ADRIE or WRIE bits are clear. Certain conditions will cause a not-ACK (NACK) to be sent automatically. If any of the RXRE, TXRE, RXO, or TXU bits is set, the hardware response is forced to NACK. All subsequent responses from the device for address matches or data will be a NACK response.

33.3.9 BUS TIME-OUT

The I2CxBTO register can be used to select the timeout source for the module. The I²C module is reset when the selected bus time out signal goes high. This feature is useful for SMBus and PMBus™ compatibility.

For example, Timer2 can be selected as the bus timeout source and configured to count when the SCL pin is low. If the timer runs over before the SCL pin transitioned high, the timer-out pulse will reset the module.

Note: The bus time-out source should produce a rising edge.

If the module is configured as a slave and a BTO event occurs when the slave is active, i.e., the SMA bit is set, the module is immediately reset. The SMA and CSTR bits are also cleared, and the BTOIF bit is set. If a BTO event occurs when the module is configured as a master and is active, (i.e., MMA bit is set), and the module immediately tries to assert a Stop condition and also sets the BTOIF bit. The actual generation of the Stop condition may be delayed if the bus is been clock stretched by some slave device. The MMA bit will be cleared only after the Stop condition is generated.

33.3.10 ADDRESS BUFFERS

The I²C module has two address buffer registers, I2CxADB0 and I2CxADB1. Depending on the mode, these registers are used as either receive or transmit address buffers. See Table 33-2 for data flow directions in these registers. In Slave modes, these registers are only updated when there is an address match. The ADB bit in the I2CxCON2 register is used to enable/ disable the address buffer functionality. When disabled, the address data is sourced from the transmit buffer and is stored in the receive buffer.

TABLE 33-2: ADDRESS BUFFER DIRECTION AS PER I²C MODE

Modes	MODE<2:0>	I2CxADB0	I2CxADB1
Slave (7-bit)	000	RX	—
	001	RX	—
Slave (10-bit)	010	RX	RX
	011	RX	RX
Master (7-bit)	100	—	TX
Master (10-bit)	101	TX	TX
Multi-Master	110	RX	TX
(7-bit)	111	RX	TX

33.3.10.1 Slave Mode (7-bit)

In 7-bit Slave mode, I2CxADB0 is loaded with the received matching address and R/W data. The I2CxADB1 register is ignored in this mode.

33.3.10.2 Slave Mode (10-bit)

In 10-bit Slave mode, I2CxADB0 is loaded with the lower eight bits of the matching received address. I2CxADB1 is loaded with full eight bits of the high address byte, including the R/W bit.

33.3.10.3 Master Mode (7-bit)

The I2CxADB0 register is ignored in this mode. In 7-bit Master mode, the I2CxADB1 register is used to copy address data byte, including the R/W value, to the shift register.

33.3.10.4 Master Mode (10-bit)

In 10-bit Master mode, the I2CxADB0 register stores the low address data byte value that will be copied to the shift register after the high address byte is shifted out. The I2CxADB1 register stores the high address byte value that will be copied to the shift register. It is up to the user to specify all eight of these bits, even though the I^2C specification defines the upper five bits as a constant.

33.3.10.5 Multi-Master Mode (7-bit only)

In Multi-Master mode, the device can be both master and slave depending on the sequence of events on the bus. If being addressed as a slave, the I2CxADB0 register stores the received matching slave address byte. If the device is trying to communicate as a master on the bus, the contents of the I2CxADB1 register are copied to the shift register for addressing a slave device.

33.3.11 RECEIVE AND TRANSMIT BUFFER

The receive buffer holds one byte of data while another is shifted into the SDA pin. The user can access the buffer by software (or DMA) through the I2CxRXB register. When new data is loaded into the I2CxRXB register, the receive buffer full Status bit (RXBF) is set and reading the I2CxRXB register clears this bit.

If the user tries to read I2CxRXB when it is empty (i.e., RXBF = 0), receive read error bit (RXRE) is set and a NACK will be generated. The user must clear the error bit to resume normal operation.

The transmit buffer holds one byte of data while another can be shifted out through the SDA pin. The user can access the buffer by software (or DMA) through the I2CxTXB register. When the I2CxTXB does not contain any transmit data, the transmit buffer empty status bit (TXBE) is set. At this point, the user can load another byte into the buffer.

If the user tries to write I2CxTXB when it is NOT empty (i.e. TXBE = 0), transmit write error flag bit (TXRE) is set and the new data is discarded. When TXRE is set, the user must clear this error condition to resume normal operation.

By setting the CLRBF bit in the I2CxSTAT1 register, the user can clear both receive and transmit buffers. CLRBF will also clear the I2CxRXIF and I2CxTXIF bits.

33.3.12 CLOCK STRETCHING

When a slave device has not completed processing data, it can delay the transfer of more data through the process of clock stretching. An addressed slave device may hold the SCL clock line low after receiving or sending a bit, indicating that it is not yet ready to continue. The master will attempt to raise the SCL line in order to transfer the next bit, but will detect that the clock line has not yet been released. Since the SCL connection is open-drain, the slave has the ability to hold the line low until it is ready to continue communicating. Clock stretching allows receivers that cannot keep up with a transmitter to control the flow of incoming data.

33.5.11 MASTER TRANSMISSION IN 10-BIT ADDRESSING MODE

This section describes the sequence of events for the I^2C module configured as an I^2C master in 10-bit Addressing mode and is transmitting data. Figure 33-21 is used as a visual reference for this description

1. If ABD = 0; i.e., Address buffers are enabled

Master software loads number of bytes to be transmitted in one sequence in I2CxCNT, high address byte of slave address in I2CxADB1 with R/W = 0, low address byte in I2CxADB0 and the first byte of data in I2CxTXB. Master software has to set the Start (S) bit to initiate communication.

If ABD = 1; i.e., Address buffers are disabled

Master software loads the number of bytes to be transmitted in one sequence in I2CxCNT and the high address byte of the slave address with R/W = 0 into the I2CxTXB register. Writing to the I2CxTXB will assert the start condition on the bus and sets the S bit. Software writes to the S bit are ignored in this case.

- 2. Master hardware waits for BFRE bit to be set; then shifts out the start and high address and waits for acknowledge.
- 3. If NACK, master hardware sends Stop.
- 4. If ABD = 0; i.e., Address buffer are enabled

If ACK, master hardware sends the low address byte from I2CxADB0.

If ABD = 1; i.e., Address buffer are disabled

If ACK, master hardware sets TXIF and MDR bits and the software has to write the low address byte into I2CxTXB. Writing to I2CxTXB sends the low address on the bus.

- If TXBE = 1 and I2CxCNT! = 0, I2CxTXIF and MDR bits are set. Clock is stretched on 8th falling SCL edge until master software writes next data byte to I2CxTXB.
- Master hardware sends ninth SCL pulse for ACK from slave and loads the shift register from I2CxTXB. I2CxCNT is decremented.
- 7. If slave sends a NACK, master hardware sends Stop and ends transmission.
- If slave sends an ACK, master hardware outputs data in the shift register on SDA. I2CxCNT value is checked on the 8th falling SCL edge. If I2CxCNT = 0; master hardware sends 9th SCL pulse for ACK and CNTIF is set.
- 9. If I2CxCNT! = 0; go to step 5.

		Uncondition	nal Bra	inch		
Synta	x:	BRA n				
Opera	ands:	$-1024 \leq n \leq 1023$				
Opera	ation:	$(PC) + 2 + 2n \rightarrow PC$				
Status	Affected:	None				
Encoc	ling:	1101 (Onnn nnnn nnnn			
Descr	iption:	Add the 2's co the PC. Since mented to feto new address v instruction is a	mpleme the PC th the n will be F a 2-cycle	ent numb will have ext instru PC + 2 + 2 e instructi	er '2n' to incre- ction, the 2n. This on.	
Words	3:	1				
~ .	o.	2				
Cycles	5.	2				
Cycle: Q Cy	s. cle Activity:	2				
Q Cy	cle Activity: Q1	Q2	Q	3	Q4	
Cycle: Q Cy	cle Activity: Q1 Decode	Q2 Read literal 'n'	Q Proc Da	3 cess V ata	Q4 Write to PC	
Q Cy	s. cle Activity: <u>Q1</u> Decode No	Q2 Read literal 'n' No	Q Proc Da N	aa cess V ata	Q4 Write to PC	
Q Cy	cle Activity: Q1 Decode No operation	Q2 Read literal 'n' No operation	Q Proc Da N oper	3 cess V ata o ation	Q4 Write to PC No operation	
	s. cle Activity: Q1 Decode No operation <u>ple</u> :	Q2 Read literal 'n' No operation HERE	Q Proc Da Da BRA	3 cess V ata o ation Jump	Q4 Write to PC No operation	
Q Cy	s. cle Activity: <u>Q1</u> Decode <u>No</u> operation <u>ple</u> : Before Instruction PC	Q2 Read literal 'n' No operation HERE tion = ad	Q Proc Da N oper BRA dress	3 pess V ata o ation Jump (HERE)	Q4 Write to PC No operation	

BSF		Bit Set f				
Supt	2.2.	DEE fh	(0)			
Oper	ax. ands:	BSF 1, b 0 ≤ f ≤ 255 0 ≤ b ≤ 7 a ∈ [0,1]	{,a}			
Oper	ation:	$1 \rightarrow \text{f}$				
Statu	is Affected:	None				
Enco	oding:	1000	bbba	ffff	ffff	
Desc	ription:	Bit 'b' in register 'f' is set. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Sec- tion 41.2.3 "Byte-Oriented and Bit- Oriented Instructions in Indexed Lit- eral Offset Mode" for details.				
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3	5	Q4	
	Decode	Read register 'f'	Proce Dat	ess a re	Write gister 'f'	
<u>Exan</u>	nple: Before Instruc	BSF	FLAG_RE	G, 7, 1		

Before Instruction FLAG_REG = 0Ah After Instruction FLAG_REG = 8Ah

NEGF	Negate f
Syntax:	NEGF f {,a}
Operands:	$\begin{array}{l} 0\leq f\leq 255\\ a\in [0,1] \end{array}$
Operation:	$(\overline{f}) + 1 \rightarrow f$
Status Affected:	N, OV, C, DC, Z
Encoding:	0110 110a ffff ffff
	complement. The result is placed in the data memory location 'f'. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 41.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.
Words:	1
Cycles:	1
Q Cycle Activity:	

NOF)	No Opera	ation					
Synta	ax:	NOP						
Oper	ands:	None	None					
Oper	ation:	No operati	No operation					
Statu	s Affected:	None						
Enco	ding:	0000 1111	0000 xxxx	000 xxx	00 XX	0000 xxxx		
Desc	ription:	No operati	on.					
Word	ls:	1						
Cycle	es:	1						
QC	ycle Activity:							
	Q1	Q2	Q3	3		Q4		
	Decode	No operation	No opera) tion	op	No peration		

Example:

None.

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

Example: NEGF REG, 1

> Before Instruction REG = 0011 1010 [3Ah] After Instruction REG = 1100 0110 [C6h]

Syntax: Operands: Operation: Status Affected: Encoding: Description:	$\begin{array}{l} \text{SUBWF}\\ 0\leq f\leq 2\\ d\in [0,1]\\ a\in [0,1]\\ (f)-(W\\ N,OV,\\ \hline 0101\\ \text{Subtrac}\\ \text{comple} \end{array}$	F f {,d {,a}} 255 1] 1] 2) → dest C, DC, Z 11da	<i>cece cece</i>
Operands: Operation: Status Affected: Encoding: Description:	$0 \le f \le 2$ $d \in [0, 1]$ $a \in [0, 1]$ (f) - (W) N, OV, 0101 Subtract comple	255]) → dest C, DC, Z	<i></i>
Operation: Status Affected: Encoding: Description:	(f) – (W N, OV, 0101 Subtrac comple	') → dest C, DC, Z 11da	
Status Affected: Encoding: Description:	N, OV, 0101 Subtrac comple	C, DC, Z	££££ ££££
Encoding: Description:	0101 Subtrac comple	11da	<i><i>fff fff</i></i>
Description:	Subtrac comple		
	result is result is (default If 'a' is selected to select If 'a' is ' set is e operate Address $f \le 95$ (41.2.3 ' ented II Offset I	tt W from regis ment method) s stored in W. s stored back i .). 0', the Access d. If 'a' is '1', ti tt the GPR ban 0' and the exten nabled, this in s in Indexed L sing mode wh 5Fh). See Sec (Byte-Oriente) instructions in Mode" for deta	ster 'f' (2's . If 'd' is '0', the If 'd' is '1', the n register 'f' a Bank is the BSR is used thk. anded instruction struction .iteral Offset enever tion d and Bit-Ori- Indexed Literal alis.
Words:	1		
Cycles:	1		
Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register '	f' Process	Write to destination
Example 1: Before Instruct REG W C After Instructio REG	SUBWF etion = 3 = 2 = ? on = 1	REG, 1,	0
W C Z N	= 2 = 1 = 0 = 0	; result is posi	tive
Example 2:	SUBWF	REG, 0,	0
Before Instruc REG W C	etion = 2 = 2 = ?		
REG W C Z N	= 2 = 0 = 1 = 1 = 0	; result is zero)
Example 3:	SUBWF	REG, 1,	0
Before Instruc REG W C	tion = 1 = 2 = ?		
After Instructio REG W C Z	on = FFh = 2 = 0 = 0	;(2's complem ; result is neg	ient) ative

SUBWFB	Subtract W from f with Borrow							
Syntax:	SL	JBWFB	f {,d {,a	a}}				
Operands:	0 ≤ f ≤ 255							
	d ∈ a ∈	$d \in [0,1]$						
Operation:	a ∈ (f)	= [0, 1] (\\\) (\overline{C} , dept					
Status Affected	$(1) - (VV) - (C) \rightarrow dest$							
Encoding:								
Description:		Subtract W and the CARRY flag						
	(borrow) from register 'f' (2's comple- ment method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Sec- tion 41.2.3 "Byte-Oriented and Bit- Oriented Instructions in Indexed Lit-							
Words:	1	il Oliset	Mode		ano.			
Cycles:	1							
Q Cycle Activity:	·							
Q1	Q2		Q3		Q4			
Decode	Read		Process		Write to			
	reę	gister 'f'	Da	ta	destination			
Example 1:	. S	UBWFB	REG,	L, O				
Before Instruct REG	ion =	19h	(000	1 100)1)			
W	=	0Dh 1	(000	0 110	1)			
After Instructio	n n	I						
REG	=	0Ch	(000	0 1100)				
Č	=	1	(0000 1101)					
Z	=	0 0 result is positive						
Example 2:	S	UBWFB	REG, 0, 0					
Before Instruct	ion		-, -					
REG	= 1Bh = 1Ah = 0		(0001 1011) (0001 1010)					
č								
After Instructio	n_	1Ph	(000	1 1 1 1	1)			
W	= 00h		(0001 1011)					
C Z	=	1 1	· resu	ult is zero				
N	=	Ó	,					
Example 3:	S	UBWFB	REG, 1	L, O				
Before Instruct	ion =	03h	(000	0 001	1)			
W	=	0Eh	(000	0 111	.0)			
C = 1 After Instruction								
REG	=	F5h	(111	1 010	1)			
W	= 0Eh		;[2's comp] (0000 1110)					
C 7	=	0						
<u> </u>	= 1		; result is negative					

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page	
3BC8h - 3AEBh	-	Unimplemented									
3AEAh	U2CTSPPS	—	—	_		U2CTSPPS					
3AE8h	U2RXPPS	—	—	_			U2RXPPS			277	
3AE7h	U1CTSPPS	—	—	—			U1CTSPPS			277	
3AE5h	U1RXPPS	—	_	—			U1RXPPS			277	
3AE4h	I2C2SDAPPS	—	_	—			I2C2SDAPPS	3		277	
3AE3h	I2C2SCLPPS	_	—	_			I2C2SCLPPS	6		277	
3AE2h	I2C1SDAPPS	_	—	_			I2C1SDAPPS	3		277	
3AE1h	I2C1SCLPPS	_	—	_			I2C1SCLPPS	6		277	
3AE0h	SPI1SSPPS	_	—	_			SPI1SSPPS			277	
3ADFh	SPI1SDIPPS	_	_	_			SPI1SDIPPS	5		277	
3ADEh	SPI1SCKPPS			—			SPI1SCKPPS	3		277	
3ADDh	ADACTPPS			—			ADACTPPS			277	
3ADCh	CLCIN3PPS	—	_	_			CLCIN3PPS			277	
3ADBh	CLCIN2PPS	—	_	_			CLCIN2PPS			277	
3ADAh	CLCIN1PPS	_	_	_			CLCIN1PPS			277	
3AD9h	CLCIN0PPS	_	_	_			CLCIN0PPS			277	
3AD8h	MD1SRCPPS	_		_			MD1SRCPPS	3		277	
3AD7h	MD1CARHPPS	_		_		MD1CARHPPS					
3AD6h	MD1CARLPPS	_		_			MD1CARLPP	S		277	
3AD5h	CWG3INPPS	_		_	CWG3INPPS						
3AD4h	CWG2INPPS			_	CWG2INPPS					277	
3AD3h	CWG1INPPS			_	CWG1INPPS					277	
3AD2h	SMT1SIGPPS			_	SMT1SIGPPS					277	
3AD1h	SMT1WINPPS			_	SMT1WINPPS					277	
3AD0h	CCP4PPS			_	CCP4PPS					277	
3ACFh	CCP3PPS			_	CCP3PPS				277		
3ACEh	CCP2PPS			_	CCP2PPS					277	
3ACDh	CCP1PPS	_		_	CCP1PPS					277	
3ACCh	T6INPPS			_	T6INPPS					277	
3ACBh	T4INPPS	_		_	T4INPPS					277	
3ACAh	T2INPPS			_	T2INPPS						
3AC9h	T5GPPS			_	T5GPPS						
3AC8h	T5CLKIPPS			_	TSCLKIPPS						
3AC7h	T3GPPS			_	T3GPPS						
3AC6h	T3CLKIPPS			_	T3CLKIPPS						
3AC5h	T1GPPS			_	TIGPPS						
3AC4h	T1CLKIPPS			_	TICLKIPPS						
3AC3h	TOCLKIPPS		_		TOCI KIPPS						
3AC2h	INT2PPS		_		INT2225						
3AC1h	INT1PPS			_	INT/2000					277	
3AC0h	INTOPPS			_						277	
3ABFh	PPSLOCK	_	_	_						283	
3ABEh				l	Reserved m	aintain as 'o'				200	
3ABDh - 3A9Ah	-	- Unimplemented									
3A99h					Reserved m	aintain as '0'					
Legend:	ad: x = unknown u = unchanged — = unimplemented g = value depends on condition										

TABLE 42-1: REGISTER FILE SUMMARY FOR PIC18(L)F26/27/45/46/47/55/56/57K42 DEVICES

Note

Unimplemented in LF devices. 1:

Unimplemented in PIC18(L)F26/27K42. 2:

Unimplemented on PIC18(L)F26/27/45/46/47K42 devices. 3:

Unimplemented in PIC18(L)F45/55K42. 4:



TABLE 44-9: EXTERNAL CLOCK/OSCILLATOR TIMING REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)							
Param No.	Sym.	Characteristic	Min.	Typ†	Max.	Units	Conditions
ECL Oscillator							
OS1	F _{ECL}	Clock Frequency	—	—	500	kHz	
OS2	T _{ECL_DC}	Clock Duty Cycle	40	—	60	%	
ECM Oscillator							
OS3	F _{ECM}	Clock Frequency	—		8	MHz	
OS4	T _{ECM_DC}	Clock Duty Cycle	40		60	%	
ECH Oscillator							
OS5	F _{ECH}	Clock Frequency	$- \nu$		64	MHz	
OS6	T _{ECH_DC}	Clock Duty Cycle	40	$\langle - \rangle$	60	%	
LP Oscillator							
OS7	F _{LP}	Clock Frequency	\langle / \rangle	\sim	100	kHz	Note 4
XT Oscillator							
OS8	F _{XT}	Clock Frequency	<u> </u>	—	4	MHz	Note 4
HS Oscillator							
OS9	F _{HS}	Clock Frequency	—	—	20	MHz	Note 4
Secondary Oscillator							
OS10	F_{SEC}	Clock Frequency	32.4	32.768	33.1	kHz	
System Oscillator							
OS20	F _{OSC}	System Clock Frequency	_	_	64	MHz	(Note 2, Note 3)

These parameters are characterized but not tested.

+ Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

3: The system clock frequency (Fosc) must meet the voltage requirements defined in the Section 44.2 "Standard Operating Conditions".

4: LP, XT and HS oscillator modes require an appropriate crystal or resonator to be connected to the device. For clocking the device with the external square wave, one of the EC mode selections must be used.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.
 2: The system clock frequency (Fosc) is selected by the "main clock switch controls" as described in Section 10.0 "Power-Saving Operation Modes".



Package Marking Information (Continued)

Legen	d: XXX Y YY WW NNN @3 *	Customer-specific information or Microchip part number Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC [®] designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (@3) can be found on the outer packaging for this package.		
Note:	In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.			

44-Lead Plastic Thin Quad Flatpack (PT) - 10x10x1.0 mm Body [TQFP]





Microchip Technology Drawing C04-076C Sheet 1 of 2