



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, HLVD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	128KB (64K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 35x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f47k42-e-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.2.3 ISR PRIORITY > PERIPHERAL PRIORITY > MAIN PRIORITY

In this case, interrupt routines and peripheral operation (DMAx, Scanner) will stall the CPU. Interrupt will preempt peripheral operation. This results in lowest interrupt latency and highest throughput for the peripheral to access the memory.

3.2.4 PERIPHERAL 1 PRIORITY > ISR PRIORITY > MAIN PRIORITY > PERIPHERAL 2 PRIORITY

In this case, the Peripheral 1 will stall the execution of the CPU. However, Peripheral 2 can access the memory in cycles unused by Peripheral 1.

The operation of the System Arbiter is controlled through the following registers:

REGISTER 3-1: ISRPR: INTERRUPT SERVICE ROUTINE PRIORITY REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	—	—	—	ISRPR<2:0>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
1 = bit is set	0 = bit is cleared	HS = Hardware set

bit 7-3 Unimplemented: Read as '0'

bit 2-0 ISRPR<2:0>: Interrupt Service Routine Priority Selection bits

REGISTER 3-2: MAINPR: MAIN ROUTINE PRIORITY REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-1/1
—	—	—	—	—	MAINPR<2:0>		
bit 7							bit 0

Legend:

· J · ·		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
1 = bit is set	0 = bit is cleared	HS = Hardware set

bit 7-3 Unimplemented: Read as '0'

bit 2-0 MAINPR<2:0>: Main Routine Priority Selection bits

REGISTER 3-3: DMA1PR: DMA1 PRIORITY REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-1/1	R/W-0/0
—	—	—	—	—	DMA1PR<2:0>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
1 = bit is set	0 = bit is cleared	HS = Hardware set

bit 7-3 Unimplemented: Read as '0'

bit 2-0 DMA1PR<2:0>: DMA1 Priority Selection bits

5.2 Register Definitions: Configuration Words

REGISTER 5	5-1: CONF	IGURATION W	/ORD 1L (3	30 0000h)			
U-1	R/W-1	R/W-1	R/W-1	U-1	R/W-1	R/W-1	R/W-1
_	RSTOSC<2:0>					EXTOSC<2:0>	>
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimpler	nented bit, rea	d as '1'	
-n = Value for blank device		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 7	Unimpleme	nted: Read as '1'					
bit 6-4	RSTOSC<2	:0>: Power-up De	fault Value f	for COSC bits			
	111 = EXTC	SC operating per	FEXTOSC	<2:0> bits			
	110 = HFIN	TOSC with HFFR	Q = 4 MHz a	and CDIV = 4:1			
	101 = LFIN7	FOSC					
	100 = SOSO	2					
	011 = Rese	rved					
	010 = EXTC	SC with 4x PLL,	with EXTOS	C operating per	FEXTOSC<2	:0> bits	
	001 = Rese	rved					
	000 = HFIN	TOSC with HFFR	Q = 64 MHz	and CDIV = 1:	1; resets COS	C/NOSC to 3' b	5110
bit 3	Unimpleme	nted: Read as '1'					
bit 2-0	FEXTOSC<	2:0>: FEXTOSC I	External Os	cillator Mode Se	lection bits		
	111 = ECH	(External Clock H	iah Power) ^{(*}	1)			
	110 = ECM	(External Clock N	ledium Pow	er) ⁽¹⁾			
	101 = ECL (External Clock Lo	w Power) ⁽¹⁾)			
	100 = Oscill	ator is not enable	d				
	011 = Rese	rved (do not use)					
	010 = HS (c	rystal oscillator) a	bove 8 MHz	2			
	001 = XT (c	rystal oscillator) a	bove 500 kH	Hz, below 8 MHz	Z		
	000 = LP (ci	rystal oscillator) o	ptimized for	32.768 kHz			

Note 1: Refer to Table 44-9 for External Clock/Oscillator Timing Requirements.

7.0 OSCILLATOR MODULE (WITH FAIL-SAFE CLOCK MONITOR)

7.1 Overview

The oscillator module has multiple clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 7-1 illustrates a block diagram of the oscillator module.

Clock sources can be supplied from external oscillators, quartz-crystal resonators and ceramic resonators. In addition, the system clock source can be supplied from one of two internal oscillators and PLL circuits, with a choice of speeds selectable via software. Additional clock features include:

- Selectable system clock source between external or internal sources via software.
- Fail-Safe Clock Monitor (FSCM) designed to detect a failure of the external clock source (LP, XT, HS, ECH, ECM, ECL) and switch automatically to the internal oscillator.
- Oscillator Start-up Timer (OST) ensures stability of crystal oscillator sources.

The RSTOSC bits of Configuration Word 1 (Register 5-1) determine the type of oscillator that will be used when the device runs after Reset, including when it is first powered up.

If an external clock source is selected, the FEXTOSC bits of Configuration Word 1 must be used in conjunction with the RSTOSC bits to select the External Clock mode.

The external oscillator module can be configured in one of the following clock modes, by setting the FEXTOSC<2:0> Configuration bits:

- 1. ECL External Clock Low-Power mode
- 2. ECM External Clock Medium Power mode
- 3. ECH External Clock High-Power mode
- 4. LP 32 kHz Low-Power Crystal mode.
- 5. XT Medium Gain Crystal or Ceramic Resonator Oscillator mode (between 100 kHz and 8 MHz)
- 6. HS High Gain Crystal or Ceramic Resonator mode (above 4 MHz)

The ECH, ECM, and ECL Clock modes rely on an external logic level signal as the device clock source. The LP, XT, and HS Clock modes require an external crystal or resonator to be connected to the device. Each mode is optimized for a different frequency range. The internal oscillator block produces low and high-frequency clock sources, designated LFINTOSC and HFINTOSC. (see Internal Oscillator Block, Figure 7-1). Multiple device clock frequencies may be derived from these clock sources.

9.5 Context Saving

The Interrupt controller supports a two-level deep context saving (Main routine context and Low ISR context). Refer to state machine shown in Figure 9-6 for details.

The Program Counter (PC) is saved on the dedicated device PC stack. CPU registers saved include STATUS, WREG, BSR, FSR0/1/2, PRODL/H and PCLATH/U.

After WREG has been saved to the context registers, the resolved vector number of the interrupt source to be serviced is copied into WREG. Context save and restore operation is completed by the interrupt controller based on current state of the interrupts and the order in which they were sent to the CPU.

Context save/restore works the same way in both states of MVECEN. When IPEN = 0, there is only one level interrupt active. Hence, only the main context is saved when an interrupt is received.

9.5.1 ACCESSING SHADOW REGISTERS

The Interrupt controller automatically saves the context information in the shadow registers available in Bank 56. Both the saved context values (i.e., main routine and low ISR) can be accessed using the same set of shadow registers. By clearing the SHADLO bit in the SHADCON register (Register 9-43), the CPU register values saved for main routine context can accessed, and by setting the SHADLO bit of the CPU register, values saved for low ISR context can accessed. Low ISR context is automatically restored to the CPU registers upon exiting the high ISR. Similarly, the main context is automatically restored to the CPU registers upon exiting the low ISR.

The Shadow registers in Bank 56 are readable and writable, so if the user desires to modify the context, then the corresponding shadow register should be modified and the value will be restored when exiting the ISR. Depending on the user's application, other registers may also need to be saved.

R-0/0	R-0/0	R-0/0	R-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0		
I2C1RXIF	(2) SPI1IF ⁽³⁾	SPI1TXIF ⁽⁴⁾	SPI1RXIF ⁽⁴⁾	DMA1AIF	DMA10RIF	DMA1DCNTIF	DMA1SCNTIF		
bit 7							bit 0		
Legend:									
R = Reada	able bit	W = Writable	bit	U = Unimplem	ented bit, read	as '0'			
u = Bit is u	inchanged	x = Bit is unk	nown	-n/n = Value at	POR and BOF	R/Value at all othe	er Resets		
'1' = Bit is	set	'0' = Bit is cle	ared	HS = Hardward	e set				
bit 7	12C1RXIF: I	² C1 Receive Ir thas occurred	nterrupt Flag b	_{bit} (2)					
bit 6	 bit 6 SPI1IF: SPI1 Interrupt Flag bit⁽³⁾ 1 = Interrupt has occurred 0 = Interrupt event has not occurred 								
bit 5	SPI1TXIF: S 1 = Interrup 0 = Interrup	SPI1 Transmit I It has occurred It event has no	nterrupt Flag t occurred	bit ⁽⁴⁾					
bit 4	SPI1RXIF: \$ 1 = Interrup 0 = Interrup	SPI1 Receive In thas occurred teventhas no	nterrupt Flag I t occurred	bit ⁽⁴⁾					
bit 3	DMA1AIF: [1 = Interrup 0 = Interrup	DMA1 Abort Int at has occurred at event has no	errupt Flag bi (must be clea t occurred	t ared by software	2)				
bit 2	DMA1ORIF 1 = Interrup 0 = Interrup	DMA1 Overru thas occurred teventhas no	in Interrupt Fla (must be clea t occurred	ag bit ared by software	9)				
bit 1	DMA1DCN1 1 = Interrup 0 = Interrup	FIF: DMA1 Des t has occurred t event has no	tination Coun (must be clea t occurred	t Interrupt Flag ared by software	bit e)				
bit 0	DMA1SCN1 1 = Interrup 0 = Interrup	TF: DMA1 Sound thas occurred of event has not	rce Count Inte (must be clea t occurred	errupt Flag bit ared by software	2)				
Note 1:	Interrupt flag bi enable bit, or th prior to enabling	ts get set wher e global enable g an interrupt.	an interrupt o bit. User soft	condition occurs ware should en:	s, regardless of sure the approp	the state of its co priate interrupt fla	orresponding Ig bits are clear		
2:	I2CxTXIF and I register must be	2CxRXIF are r e set.	ead-only bits.	To clear the inte	errupt condition	, the CLRBF bit i	in I2CxSTAT1		
3:	SPIXIE is a read	d-only bit. To cl	ear the interru	upt condition, all	bits in the SPI	xINTF register m	lust be cleared.		

REGISTER 9-5: PIR2: PERIPHERAL INTERRUPT REGISTER 2⁽¹⁾

4: SPIxTXIF and SPIxRXIF are read-only bits and cannot be set/cleared by the software.

x = Bit is unknown

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
INLVLx7	INLVLx6	INLVLx5	INLVLx4	INLVLx3	INLVLx2	INLVLx1	INLVLx0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimpler	mented bit, read	l as '0'		

REGISTER 16-8: INLVLx: INPUT LEVEL CONTROL REGISTER

-n/n = Value at POR and BOR/Value at all other Resets

'0' = Bit is cleared

bit 7-0

'1' = Bit is set

- INLVLx<7:0>: Input Level Select on Pins Rx<7:0>, respectively
- 1 = ST input used for port reads and interrupt-on-change

0 = TTL input used for port reads and interrupt-on-change

TABLE 16-9: INPUT LEVEL PORT REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INLVLA	INLVLA7	INLVLA6	INLVLA5	INLVLA4	INLVLA3	INLVLA2	INLVLA1	INLVLA0
INLVLB	INLVLB7	INLVLB6	INLVLB5	INLVLB4	INLVLB3	INLVLB2 ⁽¹⁾	INLVLB1 ⁽¹⁾	INLVLB0
INLVLC	INLVLC7	INLVLC6	INLVLC5	INLVLC4 ⁽¹⁾	INLVLC3 ⁽¹⁾	INLVLC2	INLVLC1	INLVLC0
INLVLD ⁽²⁾	INLVLD7	INLVLD6	INLVLD5	INLVLD4	INLVLD3	INLVLD2	INLVLD1 ⁽¹⁾	INLVLD0 ⁽¹⁾
INLVLE		—		—	INLVLE3	INLVLE2 ⁽²⁾	INLVLE1 ⁽²⁾	INLVLE0 ⁽²⁾
INLVLF ⁽³⁾	INLVLF7	INLVLF6	INLVLF5	INLVLF4	INLVLF3	INLVLF2	INLVLF1	INLVLF0

Note 1: Any peripheral using the I^2C pins read the I^2C ST inputs when enabled via Rxyl2C.

2: Unimplemented in PIC18(L)F26/27K42.

3: Unimplemented in PIC18(L)F26/27/45/46/47K42.

19.0 PERIPHERAL MODULE DISABLE (PMD)

Sleep, Idle and Doze modes allow users to substantially reduce power consumption by slowing or stopping the CPU clock. Even so, peripheral modules still remain clocked, and thus, consume some amount of power. There may be cases where the application needs what these modes do not provide: the ability to allocate limited power resources to the CPU while eliminating power consumption from the peripherals.

The PIC18F26/27/45/46/47/55/56/57K42 microcontrollers address this requirement by allowing peripheral modules to be selectively enabled or disabled, placing them into the lowest possible power mode.

All modules are ON by default following any Reset.

19.1 Disabling a Module

Disabling a module has the following effects:

- All clock and control inputs to the module are suspended; there are no logic transitions, and the module will not function.
- The module is held in Reset.
- · Any SFR becomes "unimplemented"
 - Writing is disabled
 - Reading returns 00h
- I/O functionality is prioritized as per Section 16.1, I/O Priorities
- All associated Input Selection registers are also disabled

19.2 Enabling a Module

When the PMD register bit is cleared, the module is re-enabled and will be in its Reset state (Power-on Reset). SFR data will reflect the POR Reset values.

Depending on the module, it may take up to one full instruction cycle for the module to become active. There should be no interaction with the module (e.g., writing to registers) for at least one instruction after it has been re-enabled.

19.3 Effects of a Reset

Following any Reset, each control bit is set to '0', enabling all modules.

19.4 System Clock Disable

Setting SYSCMD (PMD0, Register 19-1) disables the system clock (Fosc) distribution network to the peripherals. Not all peripherals make use of SYSCLK, so not all peripherals are affected. Refer to the specific peripheral description to see if it will be affected by this bit.

24.1.5 PWM RESOLUTION

The resolution determines the number of available duty cycles for a given period. For example, a 10-bit resolution will result in 1024 discrete duty cycles, whereas an 8-bit resolution will result in 256 discrete duty cycles.

The maximum PWM resolution is ten bits when T2PR is 255. The resolution is a function of the T2PR register value as shown by Equation 24-4.

EQUATION 24-4: PWM RESOLUTION

Resolution = $\frac{\log[4(T2PR+1)]}{\log(2)}$ bits

Note: If the pulse-width value is greater than the period, the assigned PWM pin(s) will remain unchanged.

TABLE 24-1:	EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz)	
-------------	--	----------------	--

PWM Frequency	0.31 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale	64	4	1	1	1	1
T2PR Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

TABLE 24-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz)

PWM Frequency	0.31 kHz	4.90 kHz	19.61 kHz	76.92 kHz	153.85 kHz	200.0 kHz
Timer Prescale	64	4	1	1	1	1
T2PR Value	0x65	0x65	0x65	0x19	0x0C	0x09
Maximum Resolution (bits)	8	8	8	6	5	5

24.1.6 OPERATION IN SLEEP MODE

In Sleep mode, the T2TMR register will not increment and the state of the module will not change. If the PWMx pin is driving a value, it will continue to drive that value. When the device wakes up, T2TMR will continue from its previous state.

24.1.7 CHANGES IN SYSTEM CLOCK FREQUENCY

The PWM frequency is derived from the system clock frequency (Fosc). Any changes in the system clock frequency will result in changes to the PWM frequency. Refer to Section 7.0 "Oscillator Module (with Fail-Safe Clock Monitor)" for additional details.

24.1.8 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the PWM registers to their Reset states.



FIGURE 25-7:

PIC18(L)F26/27/45/46/47/55/56/57K42

26.0 COMPLEMENTARY WAVEFORM GENERATOR (CWG) MODULE

The Complementary Waveform Generator (CWG) produces half-bridge, full-bridge, and steering of PWM waveforms. It is backwards compatible with previous CCP functions. The PIC18(L)F2X/4X/5XK42 family has three instances of the CWG module.

Each of the CWG modules has the following features:

- Six operating modes:
 - Synchronous Steering mode
 - Asynchronous Steering mode
 - Full-Bridge mode, Forward
 - Full-Bridge mode, Reverse
 - Half-Bridge mode
 - Push-Pull mode
- · Output polarity control
- Output steering
- Independent 6-bit rising and falling event deadband timers
 - Clocked dead band
 - Independent rising and falling dead-band enables
- Auto-shutdown control with:
 - Selectable shutdown sources
 - Auto-restart option
 - Auto-shutdown pin override control

26.1 Fundamental Operation

The CWG generates two output waveforms from the selected input source.

The off-to-on transition of each output can be delayed from the on-to-off transition of the other output, thereby creating a time delay immediately where neither output is driven. This is referred to as dead time and is covered in **Section 26.6 "Dead-Band Control"**.

It may be necessary to guard against the possibility of circuit faults or a feedback event arriving too late or not at all. In this case, the active drive must be terminated before the Fault condition causes damage. This is referred to as auto-shutdown and is covered in Section 26.10 "Auto-Shutdown".

26.2 Operating Modes

The CWG module can operate in six different modes, as specified by the MODE<2:0> bits of the CWGxCON0 register:

- · Half-Bridge mode
- Push-Pull mode
- Asynchronous Steering mode
- Synchronous Steering mode
- Full-Bridge mode, Forward
- Full-Bridge mode, Reverse

All modes accept a single pulse data input, and provide up to four outputs as described in the following sections.

All modes include auto-shutdown control as described in Section 26.10 "Auto-Shutdown".

Note:	Except as noted for Full-bridge mode
	(Section 26.2.3 "Full-Bridge Modes"),
	mode changes should only be performed
	while EN = 0 (Register 26-1).

26.2.1 HALF-BRIDGE MODE

In Half-Bridge mode, two output signals are generated as true and inverted versions of the input as illustrated in Figure 26-2. A non-overlap (dead-band) time is inserted between the two outputs as described in Section 26.6 "Dead-Band Control". The output steering feature cannot be used in this mode. A basic block diagram of this mode is shown in Figure 26-1.

The unused outputs CWGxC and CWGxD drive similar signals as CWGxA and CWGxB, with polarity independently controlled by the POLC and POLD bits of the CWGxCON1 register, respectively.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CWGxCON0	EN	LD	—	—	—		MODE<2:0>	•	424
CWGxCON1	—	-	IN	—	POLD	POLC	POLB	POLA	425
CWGxCLK	—	_	—	—	—	_	_	CS	426
CWGxISM	—	—	—			ISM<4:0>			427
CWGxSTR	OVRD	OVRC	OVRB	OVRA	STRD	STRC	STRB	STRA	428
CWGxAS0	SHUTDOWN	REN	LSBD	<1:0>	LSAC	<1:0>	—	_	429
CWGxAS1	—	AS6E	AS5E	AS4E	AS3E	AS2E	AS1E	AS0E	430
CWGxDBR	—	_			DBR<	:5:0>			431
CWGxDBF		_			DBF<	:5:0>			431

TABLE 26-2: SUMMARY OF REGISTERS ASSOCIATED WITH CWG

Legend: – = unimplemented locations read as '0'. Shaded cells are not used by CWG.

32.5.6 MASTER MODE SPI CLOCK CONFIGURATION

32.5.6.1 SPI Clock Selection

The clock source for SPI master modes is selected by the SPIxCLK register. Selections include the following:

- Fosc
- HFINTOSC
- CLKREF
- Timer0_overflow
- Timer2_Postscaled
- Timer4_Postscaled
- Timer6_Postscaled
- SMT_match

The SPIxBAUD register allows for dividing this clock. The frequency of the SCK output is defined by Equation 32-1:

EQUATION 32-1: FREQUENCY OF SCK OUTPUT SIGNAL

 $F_{BAUD} = \frac{F_{CSEL}}{(2 \cdot (BAUD + 1))}$

where FBAUD is the baud rate frequency output on the SCK pin, FCSEL is the frequency of the input clock selected by the SPIxCLK register, and BAUD is the value contained in the SPIxBAUD register.

32.5.6.2 CKE, CKP and SMP

The CKP, CKE, and SMP bits control the relationship between the SCK clock output, SDO output data changes, and SDI input data sampling. The bit functions are as follows:

- CKP SCK output polarity
- CKE SDO output change relative to the SCK clock
- SMP SDI input sampling relative to the clock edges

The CKE bit, when set, inverts the low Idle state of the SCK output to a high Idle state.

Figure 32-7 through Figure 32-10 illustrate the eight possible combinations of the CKP, CKE, and SMP bit selections.

When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. When the CKE bit is cleared, the SDO data is undefined prior to the first SCK edge.

Note: All timing diagrams assume the LSBF bit of SPIxCON0 is cleared.

36.1 ADC Configuration

When configuring and using the ADC the following functions must be considered:

- Port configuration
- Channel selection
- ADC voltage reference selection
- ADC conversion clock source
- Interrupt control
- Result formatting
- Conversion Trigger Selection
- ADC Acquisition Time
- ADC Precharge Time
- · Additional Sample and Hold Capacitor
- Single/Double Sample Conversion
- Guard Ring Outputs

36.1.1 PORT CONFIGURATION

The ADC can be used to convert both analog and digital signals. When converting analog signals, the I/O pin should be configured for analog by setting the associated TRIS and ANSEL bits. Refer to **Section 16.0 "I/O Ports"** for more information.

Note: Analog voltages on any pin that is defined as a digital input may cause the input buffer to conduct excess current.

36.1.2 CHANNEL SELECTION

There are several channel selections available:

- Eight PORTA pins (RA<7:0>)
- Eight PORTB pins (RB<7:0>)
- Eight PORTC pins (RC<7:0>)
- Eight PORTD pins (RD<7:0>, PIC18(L)F45/46/47/ 55/56/57K42 only)
- Three PORTE pins (RE<2:0>, PIC18(L)F45/46/47/ 55/56/57K42 only)
- Eight PORTF pins (RD<7:0>, PIC18(L)F55/56/ 57K42 only)
- Temperature Indicator
- DAC output
- Fixed Voltage Reference (FVR)
- Vss (ground)

The ADPCH register determines which channel is connected to the sample and hold circuit.

When changing channels, a delay is required before starting the next conversion.

Refer to Section 36.2 "ADC Operation" for more information.

36.1.3 ADC VOLTAGE REFERENCE

The PREF<1:0> bits of the ADREF register provide control of the positive voltage reference. The positive voltage reference can be:

- VREF+ pin
- VDD
- FVR outputs

The NREF bit of the ADREF register provides control of the negative voltage reference. The negative voltage reference can be:

- VREF- pin
- Vss

See **Section 34.0 "Fixed Voltage Reference (FVR)"** for more details on the Fixed Voltage Reference.

36.1.4 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCLK register and the CS bits of the ADCON0 register. If Fosc is selected as the ADC clock, there is a prescaler available to divide the clock so that it meets the ADC clock period specification. The ADC clock source options are the following:

- Fosc/(2*n)(where n is from 1 to 128)
- · FRC (dedicated RC oscillator)

The time to complete one bit conversion is defined as TAD. Refer Figure 36-2 for the complete timing details of the ADC conversion.

For correct conversion, the appropriate TAD specification must be met. Refer to Table 44-16 for more information. Table 36-1 gives examples of appropriate ADC clock selections.

- **Note 1:** Unless using the FRC, any changes in the system clock frequency will change the ADC clock frequency, which may adversely affect the ADC result.
 - 2: The internal control logic of the ADC runs off of the clock selected by the CS bit of ADCON0. What this can mean is when the CS bit of ADCON0 is set to '1' (ADC runs on FRC), there may be unexpected delays in operation when setting ADC control bits.

36.4 ADC Charge Pump

The ADC module has a dedicated charge pump which can be controlled through the ADCP register (Register 36-36). The primary purpose of the charge pump is to supply a constant voltage to the gates of transistor devices in the A/D converter, signal and reference input pass-gates, to prevent degradation of transistor performance at low operating voltage.

The charge pump can be enabled by setting the CPON bit in the ADC register. Once enabled, the pump will undergo a start-up time to stabilize the charge pump output. Once the output stabilizes and is ready for use, the CPRDY bit of the ADCP register will be set.

36.5 Capacitive Voltage Divider (CVD) Features

The ADC module contains several features that allow the user to perform a relative capacitance measurement on any ADC channel using the internal ADC sample and hold capacitance as a reference. This relative capacitance measurement can be used to implement capacitive touch or proximity sensing applications. Figure 36-6 shows the basic block diagram of the CVD portion of the ADC module.





HC = Bit is cleared by hardware

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W/HC-0	R/W-0/0	R/W-0/0	R/W-0/0
_		CALC<2:0>		SOI		TMD<2:0>	
bit 7							bit 0
-							
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
u = Bit is unc	hanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	DR/Value at all o	other Resets

REGISTER 36-4: ADCON3: ADC CONTROL REGISTER 3

bit 7 Unimplemented: Read as '0'

1' = Bit is set

bit 6-4 CALC<2:0>: ADC Error Calculation Mode Select bits

'0' = Bit is cleared

CALC	DSEN = 0 Single- Sample Mode	DSEN = 1 CVD Double- Sample Mode ⁽¹⁾	Application
111	Reserved	Reserved	Reserved
110	Reserved	Reserved	Reserved
101	FLTR-STPT	FLTR-STPT	Average/filtered value vs. setpoint
100	PREV-FLTR	PREV-FLTR	First derivative of filtered value ⁽³⁾ (negative)
011	Reserved	Reserved	Reserved
010	RES-FLTR	(RES-PREV)-FLTR	Actual result vs. averaged/ filtered value
001	RES-STPT	(RES-PREV)-STPT	Actual result vs.setpoint
000	RES-PREV	RES-PREV	First derivative of single measurement ⁽²⁾
			Actual CVD result in CVD mode ⁽²⁾

bit 3	SOI: ADC Stop-on-Interrupt bit
	If CONT = 1:
	1 = GO is cleared when the threshold conditions are met, otherwise the conversion is retriggered
	0 = GO is not cleared by hardware, must be cleared by software to stop retriggers

bit 2-0 TMD<2:0>: Threshold Interrupt Mode Select bits

- 111 = Interrupt regardless of threshold test results
 - 110 = Interrupt if ERR>UTH
 - 101 = Interrupt if ERR≤UTH
 - 100 = Interrupt if ERR<LTH or ERR>UTH
 - 011 = Interrupt if ERR>LTH and ERR<UTH
 - 010 = Interrupt if ERR≥LTH
 - 001 = Interrupt if ERR<LTH
 - 000 = Never interrupt
- Note 1: When PSIS = 0, the value of (RES-PREV) is the value of (S2-S1) from Table 36-2.
 - 2: When PSIS = 0
 - **3:** When PSIS = 1.

38.7 Comparator Response Time

The comparator output is indeterminate for a period of time after the change of an input source or the selection of a new reference voltage. This period is referred to as the response time. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response time to a comparator input change. See the Comparator and Voltage Reference Specifications in Table 44-17 and Table 44-19 for more details.

38.8 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 38-3. Since the analog input pins share their connection with a digital input, they have reverse biased ESD protection diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur.

The maximum source impedance for analog sources is mentioned in Parameter AD08 in Table 44-15. Also, any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current to minimize inaccuracies introduced.

- Note 1: When reading a PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert as an analog input, according to the input specification.
 - Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.



ANI	OWF	AND W w	ith f		В	•	Branch if	Carry	
Synt	ax:	ANDWF	f {,d {,a}}		Sy	ntax:	BC n		
Оре	rands:	$0 \leq f \leq 255$			Op	erands:	-128 ≤ n ≤ 1	127	
		$\begin{array}{l} d \in [0,1] \\ a \in [0,1] \end{array}$			Op	peration:	if CARRY b (PC) + 2 +	oit is '1' 2n → PC	
Ope	ration:	(W) .AND. ($(f) \rightarrow dest$		Sta	atus Affected:	None		
State	us Affected:	N, Z			En	codina:	1110	0010 nn:	nn nnnn
Enco	oding:	0001	01da ff:	ff ffff	De	scription.	If the CARE	RY hit is '1' the	en the program
Des	cription:	The conten register 'f'. I in W. If 'd' is in register 'f If 'a' is '0', tt If 'a' is '1', tt GPR bank. If 'a' is '0' a set is enabl in Indexed I mode when tion 41.2.3 Oriented Ir eral Offset	ts of W are AN if 'd' is '0', the result if 'd' is '0', the result if 'default). he Access Bai he BSR is use and the extended led, this instruct Literal Offset A never $f \le 95$ (51 "Byte-Orient instructions in Mode" for de	ID'ed with result is stored is stored back hk is selected. d to select the ed instruction ction operates Addressing Fh). See Sec- ed and Bit- Indexed Lit- tails.	Wa Cy Q If	ords: cles: Cycle Activity: Jump: Q1	will branch. The 2's cor added to th incremente instruction, PC + 2 + 2i 2-cycle inst 1 1(2) Q2	nplement num e PC. Since th d to fetch the the new addre n. This instruct ruction.	ber '2n' is e PC will have next ess will be tion is then a Q4
Wor	ds:	1				Decode	'n'	Data	While to PC
Cycl	es:	1				No	No	No	No
QC	Cycle Activity:					operation	operation	operation	operation
	Q1	Q2	Q3	Q4	lf 1	No Jump: Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process Data	Write to destination		Decode	Read literal 'n'	Process Data	No operation
<u>Exa</u>	nple: Before Instruc W REG After Instructio	ANDWF tion = $17h$ = $C2h$ on = $02h$	REG, 0, 0		Ex	ample: Before Instruc PC After Instructi If CARR Uf CARR	HERE ction = ad on Y = 1; = ad Y = 0;	BC 5 dress (HERE dress (HERE) + 12)
	REG	= C2n				PC	= 0, = ad	dress (HERE	+ 2)

ΒZ		Branch i	f Zero		
Synta	ax:	BZ n			
Oper	ands:	-128 ≤ n ≤	127		
Oper	ation:	if ZERO b (PC) + 2 +	it is '1' · 2n → P	С	
Statu	is Affected:	None			
Enco	oding:	1110	0000	nnr	nn nnnn
Desc	ription:	If the ZER will branch The 2's cc added to t have incre instruction PC + 2 + 2 2-cycle ins	O bit is ' mplemented he PC. S mented , the new 2n. This i struction.	i', then int numl ince th to fetch v addre nstruct	the program ber '2n' is e PC will the next ess will be ion is then a
Word	ls:	1			
Cycle	es:	1(2)			
Q C If Ju	ycle Activity:				
	Q1	Q2	Q	3	Q4
	Decode	Read literal 'n'	Proc Da	ess ita	Write to PC
	No operation	No operation	N opera	o ation	No operation
lf No	o Jump:				
	Q1	Q2	Q	3	Q4
	Decode	Read literal 'n'	Proc Da	ess ita	No operation
<u>Exan</u>	nple:	HERE	BZ	Jump	
	Before Instruc PC After Instructio If ZERO PC If ZERO	tion = a on = 1 = a = 0	ddress ; ddress ;	(HERE) (Jump)	
	PC	– a	uuless	(REKE	⊤ ∠)

CAL	.L	Subroutin	ne Call			
Synta	ax:	CALL k {,s	s}			
Oper	ands:	0 ≤ k ≤ 104 s ∈ [0,1]	8575			
Oper	ation:	$\begin{array}{l} (PC) + 4 \rightarrow \\ k \rightarrow PC < 20 \\ \text{if s = 1} \\ (W) \rightarrow WS \\ (Status) \rightarrow \\ (BSR) \rightarrow B \end{array}$	TOS,):1>, STATUS SRS	S,		
Statu	is Affected:	None				
Enco 1st w 2nd v	oding: /ord (k<7:0>) word(k<19:8>)	1110 1111	110s k ₁₉ kkk	k ₇ kk kkk	:k k	kkkk ₀ kkkk ₈
		memory rai (PC + 4) is stack. If 's' registers ar respective STATUSS a update occ 20-bit value CALL is a	nge. Firs pushed = 1, the re also pushadow shadow and BSR urs (defa e 'k' is loa 2-cycle ii	t, return onto the W, Stat ushed i register S. If 's' ault). The aded inf	n add e retu tus ar nto th rs, W ' = 0, ' = 0, nen, t to PC on.	Iress urn nd BSR neir S, no the <20:1>
Word	ls:	2				
Cycle	es:	2				
QC	ycle Activity:					
	Q1	Q2	Q	3		Q4
	Decode	Read literal 'k'<7:0>,	PUSH I stac	PC to ck	Rea 'k'< Write	d literal 19:8>, e to PC
	No	No	No)		No
	operation	operation	opera	tion	ope	eration
Exan	nple:	HERE	CALL	THER	E, 1	L

Before Instruction PC

After Instruction

PC TOS WS BSRS

=

=

=

= = STATUSS = address (HERE)

address (THERE)

Status

address (HERE + 4) W BSR

© 2017 Microchip Technology Inc.

TBLWT	Table W	rite		
Syntax:	TBLWT (*; *+; *-; +*	f)	
Operands:	None			
Operation:	if TBLWT* (TABLAT) TBLPTR- if TBLWT* (TABLAT) (TBLPTR) if TBLWT* (TABLAT) (TBLPTR) if TBLWT+ (TBLPTR) (TABLAT)	(,) → Holdin, → Holdin, +, → Holdin, + 1 → TE -, → Holdin, + 1 → TE +, + + , + 1 → TE	g Register gge; g Register 3LPTR; g Register 3LPTR; g Register	
Status Affected:	None			
Encoding:	0000	0000	0000	11nn nn=0 * =1 *+ =2 *- =3 +*
	TBLPTR tholding re The holding re The holding re The holding re (Refer to 3 Memory" gramming The TBLP each byte TBLPTR th The LSb of byte of the access. TBLF TBLF TBLF TBLF value of T • no chan • post-inc • pre-incl	o determin gisters the ng register ths of Prog Section 13 for addition Flash me PTR (a 21- in the pro- nas a 2-MB of the TBL e program PTR[0] = 0 PTR[0] = 1 T instruct BLPTR as nge crement crement rement	he which c a TABLAT s are used gram Mem 3.1 "Prog onal details mory.) bit pointer gram men Byte addre PTR selec memory le : Least S Byte of Memori : Most S Byte of Memori ion can m s follows:	ory (P.M.). ram Flash ory (P.M.). ram Flash s on pro-) points to nory. ess range. ess range. ess which ocation to Significant f Program y Word odify the
Words:	1			
Cycles:	2			
Q Cycle Activity:	01	<u></u>	00	04
	Q1	Q2	Q3	Q4
	Decode	NO operation	NO operation	NO operation
	No	No	No	No
	operation	operation (Read TABLAT)	operation	operation (Write to Holding

TBLWT Table Write (Continued)

Example1: TBLWT *+	;	
Before Instruction		
TABLAT TBLPTR HOLDING REGISTE	= = R	55h 00A356h
(00A356h)	=	FFh
After Instructions (table wr	ite comp	oletion)
TABLAT TBLPTR HOLDING REGISTE	= = R	55h 00A357h
(00A356h)	=	55h
Example 2: TBLWT +*	;	
•		
Before Instruction		
Before Instruction TABLAT	=	34h
Before Instruction TABLAT TBLPTR HOLDING REGISTE	= = D	34h 01389Ah
Before Instruction TABLAT TBLPTR HOLDING REGISTE (01389Ah) HOLDING REGISTE	= = R = R	34h 01389Ah FFh
Before Instruction TABLAT TBLPTR HOLDING REGISTE (01389Ah) HOLDING REGISTE (01389Bh)	= = R = R =	34h 01389Ah FFh FFh
Before Instruction TABLAT TBLPTR HOLDING REGISTE (01389Ah) HOLDING REGISTE (01389Bh) After Instruction (table writ	= = R = R = e compl	34h 01389Ah FFh FFh etion)
Before Instruction TABLAT TBLPTR HOLDING REGISTE (01389Ah) HOLDING REGISTE (01389Bh) After Instruction (table writ TABLAT	= = R = R = e compl =	34h 01389Ah FFh FFh etion) 34h
Before Instruction TABLAT TBLPTR HOLDING REGISTE (01389Ah) HOLDING REGISTE (01389Bh) After Instruction (table writ TABLAT TBLPTR HOLDING REGISTE	= R = R = e compl = =	34h 01389Ah FFh FFh etion) 34h 01389Bh
Before Instruction TABLAT TBLPTR HOLDING REGISTE (01389Ah) HOLDING REGISTE (01389Bh) After Instruction (table writ TABLAT TBLPTR HOLDING REGISTE (01389Ah) HOLDING REGISTE	= R = R = e compl = R = R = R	34h 01389Ah FFh FFh etion) 34h 01389Bh FFh

Register)

43.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

43.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB X IDE projects
- User-defined macros to streamline
 assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

43.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

43.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility