

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, HLVD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	128KB (64K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 35x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f47k42t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	PC<21:0>	PC<21:0>	PC<21:0>	7	
	† 1	\$	¢ I	_	
Note 1	Stack (31 levels)	Stack (31 levels)	Stack (31 levels)	Note 1	
	•		★	_	
00 0000h	Reset Vector	Reset Vector	Reset Vector	00 0000h	
•••	•••	•••	•••	•••	
00 0008h	Interrupt Vector High ⁽²⁾	Interrupt Vector High ⁽²⁾	Interrupt Vector High ⁽²⁾	00 0008h	
•••	•••	• • •	• • •	•••	
00 0018h	Interrupt Vector Low ⁽²⁾	Interrupt Vector Low ⁽²⁾	Interrupt Vector Low ⁽²⁾	00 0018h	
00 001Ah •	Program Flash Memory (16 KW) ⁽³⁾			00 001Ah •	
00 7FFFh	(WV)	Program Flash Memory (32 KW) ⁽³⁾		00 7FFF	
00 8000h		KVV). /	Program Flash Memory (64 KW) ⁽³⁾	00 8000h •	
00 FFFFh				00 FFFF	
01 0000h	Reserved ⁽⁴⁾			01 0000h	
01 FFFFh		Reserved ⁽⁴⁾		01 FFFF	
02 0000h 1F FFFFh			Reserved ⁽⁴⁾	02 0000h 1F FFFF	
20 0000		User IDs (8 Words) ⁽⁵⁾		20 0000h	
20 000Fh				20 000Fh	
20 0010h		Posorvod		20 0010h	
2F FFFFh	Reserved				
30 0000h		Configuration Words (5 Words) ⁽⁵	5)	30 0000h	
30 0009h		Conliguration words (5 words)	,	30 0009h	
30 000Ah		Deserved		30 000Ah	
30 FFFFh		Reserved		30 FFFF	
31 0000h				31 0000h	
31 00FFh	Data EEPROM (256 Bytes)			••• 31 00FFh	
31 0100h		Data EEPRO	M (1024Bytes)	31 0100h	
•••				•••	
31 03FFh	Reserved			31 03FFh	
31 0400h		Rese	erved	31 0400h	
3E FFFFh				3E FFFF	
3F 0000h		Device Information Area ^{(5),(7)}		3F 0000h	
3F 003Fh				3F 003Fh	
3F0040h		Reserved		3F0040h	
3F FEFFh				3F FEFFI	
3F FF00h	Device C	onfiguration Information (5 Word	(5),(6),(7)	3F FF00h	
3F FF09h		. .		3F FF09h	
3F FF0Ah		Reserved		3F FF0Ah	
3F FFFBh		Reserved		3F FFFB	
3F FFFCh		Devision ID (4) March (5) (6) (7)		3F FFFCI	
3F FFFDh		Revision ID (1 Word) ^{(5),(6),(7)}			
3F FFFEh				3F FFFEI	
3F FFFFh		Device ID (1 Word) ^{(5),(6),(7)}		3F FFFF	
Note 1: 2: 3:	00 0008h location is used as the memory by programming the IVT Storage area Flash is implemented	anel, apart from all user memory pa reset default for the IVTBASE regis BASE register. ed as the last 128 Words of user FI he region is read as '0'.	ster, the vector table can be reloca	ated in the	

TABLE 4-1: PROGRAM AND DATA EEPROM MEMORY MAP

REGISTER	S-4: CONFI	GURATION	WORD 2H (3	30 0003h)			
R/W-1	U-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
XINST	—	DEBUG	STVREN	PPS1WAY	ZCD	BORV	<1:0> ⁽¹⁾
bit 7							bit C
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '1'	
-n = Value fo	or blank device	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7		instruction set	and Indexed	t Addressing mod Addressing mod			e)
bit 6	Unimplemente	ed: Read as '1	,				
bit 5	DEBUG: Debu 1 = Backgrour 0 = Backgrour	nd debugger is	disabled				
bit 4	STVREN: Stac 1 = Stack Ove 0 = Stack Ove	rflow or Under	flow will cause	e a Reset			
bit 3	cycle	ED bit can be	cleared and se	nable bit et only once; PP ed multiple time			
bit 2	ZCD : Zero-Cro 1 = ZCD is dis 0 = ZCD is alv	abled; ZCD ca		by setting the b	oit SEN of the 2	ZCDCON regis	ter
bit 1-0	BORV<1:0>: E <u>PIC18FXXK42</u> 11 = Brown-ou 10 = Brown-ou 01 = Brown-ou 00 = Brown-ou <u>PIC18LFXXK4</u> 11 = Brown-ou 10 = Brown-ou 01 = Brown-ou 00 = Brown-ou	Devices: It Reset Voltag It Reset Voltag It Reset Voltag It Reset Voltag <u>2 Device:</u> It Reset Voltag It Reset Voltag It Reset Voltag	le (VBOR) is se le (VBOR) is se	et to 2.45V et to 2.45V et to 2.7V et to 2.85V et to 1.90V et to 2.45V et to 2.7V			

Note 1: The higher voltage setting is recommended for operation at or above 16 MHz.

9.0 INTERRUPT CONTROLLER

The Vectored Interrupt Controller module reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the CPU. This module includes the following major features:

- Interrupt Vector Table (IVT) with a unique vector for each interrupt source
- · Fixed and ensured interrupt latency
- Programmable base address for Interrupt Vector Table (IVT) with lock
- Two user-selectable priority levels High priority and Low priority
- Two levels of context saving
- Interrupt state status bits to indicate the current execution status of the CPU

The Interrupt Controller module assembles all of the interrupt request signals and resolves the interrupts based on both a fixed natural order priority (i.e., determined by the Interrupt Vector Table), and a user-assigned priority (i.e., determined by the IPRx registers), thereby eliminating scanning of interrupt sources.

9.1 Interrupt Control and Status Registers

The devices in this family implement the following registers for the interrupt controller:

- INTCON0, INTCON1 Control Registers
- PIRx Peripheral Interrupt Status Registers
- PIEx Peripheral Interrupt Enable Registers
- IPRx Peripheral Interrupt Priority Registers
- IVTBASE<20:0> Address Registers
- IVTLOCK Register

Global interrupt control functions and external interrupts are controlled from the INTCON0 register. The INTCON1 register contains the status flags for the Interrupt controller.

The PIRx registers contain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or an external signal and is cleared via software.

The PIEx registers contain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

The IPRx registers are used to set the Interrupt Priority Level for each source of interrupt. Each user interrupt source can be assigned to either a high or low priority.

The IVTBASE register is user programmable and is used to determine the start address of the Interrupt Vector Table and the IVTLOCK register is used to prevent any unintended writes to the IVTBASE register. There are two other configuration bits that control the way the interrupt controller can be configured.

- · CONFIG2L<3>, MVECEN bit
- CONFIG2L<4>, IVT1WAY bit

The MVECEN bit in CONFIG2L determines whether the Vector table is used to determine the interrupt priorities.

 When the IVT1WAY determines the number of times the IVTLOCKED bit can be cleared and set after a device Reset. See Section
 9.2.3 "Interrupt Vector Table (IVT) address calculation" for details.

9.6 Returning from Interrupt Service Routine (ISR)

The "Return from Interrupt" instruction (RETFIE) is used to mark the end of an ISR.

When RETFIE 1 instruction is executed, the PC is loaded with the saved PC value from the top of the PC stack. Saved context is also restored with the execution of this instruction. Thus, execution returns to the previous state of operation that existed before the interrupt occurred.

When RETFIE 0 instruction is executed, the saved context is not restored back to the registers.

9.7 Interrupt Latency

By assigning each interrupt with a vector address/ number (MVECEN = 1), scanning of all interrupts is not necessary to determine the source of the interrupt.

When MVECEN = 1, Vectored interrupt controller requires three clock cycles to vector to the ISR from main routine, thereby removing dependency of interrupt timing on compiled code.

There is a fixed latency of three instruction cycles between the completion of the instruction active when the interrupt occurred and the first instruction of the Interrupt Service Routine. Figure 9-7, Figure 9-8 and Figure 9-9 illustrate the sequence of events when a peripheral interrupt is asserted when the last executed instruction is one-cycle, two-cycle and three-cycle respectively, when MVECEN = 1.

After the Interrupt Flag Status bit is set, the current instruction completes executing. In the first latency cycle, the contents of the PC, STATUS, WREG, BSR, FSR0/1/2, PRODL/H and PCLATH/U registers are context saved and the IVTBASE+ Vector number is calculated. In the second latency cycle, the PC is loaded with the calculated vector table address for the interrupt source and the starting address of the ISR is fetched. In the third latency cycle, the PC is loaded with the ISR address. All the latency cycles are executed as a FNOP instruction.

When MVECEN = 0, Vectored interrupt controller requires two clock cycles to vector to the ISR from main routine. There is a latency of two instruction cycles plus the software latency between the completion of the instruction active when the interrupt occurred and the first instruction of the Interrupt Service Routine.

U-0	U-0	U-0	U-0	U-0	U-0	R/W/HS-0/0	R/W/HS-0/0	
-	—	—	-	—	—	CLC4IF	CCP4IF	
bit 7							bit 0	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
u = Bit is und	u = Bit is unchanged x = Bit is unknown			-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is se	et	'0' = Bit is clea	ared	HS = Bit is set in hardware				
bit 7-2	Unimplemen	ted: Read as '	O'					
bit 1	CLC4IF: CLC	4 Interrupt Flag	g bit					
1 = Interrupt has occurred (must be cleared by software))				
	0 = Interrupt event has not occurred							
bit 0	bit 0 CCP4IF: CCP4 Interrupt Flag bit							
 1 = Interrupt has occurred (must be cleared by software) 								

REGISTER 9-13: PIR10: PERIPHERAL INTERRUPT REGISTER 10⁽¹⁾

- 0 = Interrupt event has not occurred
- **Note 1:** Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit, or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

15.10 Reset

The DMA registers are set to the default state on any Reset. The registers are also reset to the default state when the enable bit is cleared (DMA1CON1bits.EN=0).

15.11 Power Saving Mode Operation

The DMA utilizes system clocks and it is treated as a peripheral when it comes to power saving operations. Like other peripherals, the DMA also uses Peripheral Module Disable bits to further tailor its operation in low-power states.

15.11.1 SLEEP MODE

When the device enters Sleep mode, the system clock to the module is shut down, therefore no DMA operation is supported in Sleep. Once the system clock is disabled, the requisite read and write clocks are also disabled, without which the DMA cannot perform any of its tasks.

Any transfers that may be in progress are resumed on exiting from Sleep mode. Register contents are not affected by the device entering or leaving Sleep mode. It is recommended that DMA transactions be allowed to finish before entering Sleep mode.

15.11.2 IDLE MODE

In IDLE mode, all of the system clocks (including the read and write clocks) are still operating but the CPU is not using them to save power.

Therefore, every instruction cycle is available to the system arbiter and if the bubble is granted to the DMA, it may be utilized to move data.

15.11.3 DOZE MODE

Similar to the Idle mode, the CPU does not utilize all of the available instruction cycles slots that are available to it in order to save power. It only executes instructions based on its settings from the Doze settings.

Therefore, every instruction not used by the CPU is available for system arbitration and may be utilized by the DMA if granted by the arbiter.

15.11.4 PERIPHERAL MODULE DISABLE

The Peripheral Module Disable (PMD) registers provide a method to disable DMA by gating all clock sources supplied to it. The respective DMAxMD bit needs to be set in order to disable the DMA.

15.12 DMA Register Interfaces

The DMA can transfer data to any GPR or SFR location. For better user accessibility, some of the more commonly used SFR spaces have their Mirror registers placed in Bank 64 (0x4000-0x40FF). These Mirror registers can be only accessed through the DMA Source and Destination Address registers. Refer to Table 4-3 for details about Bank 64 Registers.

m = value depends on default location for that input

17.8 Register Definitions: PPS Input Selection

'1' = Bit is set

'0' = Bit is cleared

REGISTER 17-1: xxxPPS: PERIPHERAL xxx INPUT SELECTION

U = Unimplemented bit,

read as '0'

		-			-			
U-0	U-0	R/W-m/u ^(1,3)	R/W-m/u ⁽¹⁾	R/W-m/u ⁽¹⁾	R/W-m/u ⁽¹⁾	R/W-m/u ⁽¹⁾	R/W-m/u ⁽¹⁾	
—	_		xxxPPS<5:0>					
bit 7							bit 0	
Legend:								
R = Readable I	bit	W = Writable	W = Writable bit -n/n = Value at POR and BOR/Value at all other Resets					
u = Bit is uncha	anged	x = Bit is unkr	x = Bit is unknown q = value depends on peripheral					

bit 7-6	Unimplemented: Read as '0'					
bit 5-3	xxxPPS<5:3>: Peripheral xxx Input PORTx Pin Selection bits					
	See Table 17-1 for the list of available ports and default pin locations. $101 = PORTF^{(2)}$ $100 = PORTE^{(3)}$ $011 = PORTD^{(3)}$ 010 = PORTC 001 = PORTB 000 = PORTA					
bit 2-0	xxxPPS<2:0>: Peripheral xxx Input PORTx Pin Selection bits					
	 111 = Peripheral input is from PORTx Pin 7 (Rx7) 110 = Peripheral input is from PORTx Pin 6 (Rx6) 101 = Peripheral input is from PORTx Pin 5 (Rx5) 100 = Peripheral input is from PORTx Pin 4 (Rx4) 011 = Peripheral input is from PORTx Pin 3 (Rx3) 010 = Peripheral input is from PORTx Pin 2 (Rx2) 001 = Peripheral input is from PORTx Pin 1 (Rx1) 000 = Peripheral input is from PORTx Pin 0 (Rx0) 					

Note 1: The Reset value 'm' of this register is determined by device default locations for that input.

2: Reserved on PIC18LF26/27/45/46/57K42 parts.

3: Reserved on PIC18LF26/27K42 parts.

24.1 **PWMx Pin Configuration**

All PWM outputs are multiplexed with the PORT data latch. The user must configure the pins as outputs by clearing the associated TRIS bits.

24.1.1 FUNDAMENTAL OPERATION

The PWM module produces a 10-bit resolution output. The PWM timer can be selected using the PxTSEL bits in the CCPTMRS1 register. The default selection for PWMx is T2TMR. Please note that the PWM module operation in the following sections is described with respect to T2TMR. Timer2 and T2PR set the period of the PWM. The PWMxDCL and PWMxDCH registers configure the duty cycle. The period is common to all PWM modules, whereas the duty cycle is independently controlled.

Note: The Timer2 postscaler is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

All PWM outputs associated with Timer2 are set when T2TMR is cleared. Each PWMx is cleared when T2TMR is equal to the value specified in the corresponding PWMxDCH (8 MSb) and PWMxDCL<7:6> (2 LSb) registers. When the value is greater than or equal to T2PR, the PWM output is never cleared (100% duty cycle).

Note:	The PWMxDCH and PWMxDCL registers
	are double buffered. The buffers are updated
	when Timer2 matches T2PR. Care should
	be taken to update both registers before the
	timer match occurs.

24.1.2 PWM OUTPUT POLARITY

The output polarity is inverted by setting the PWMxPOL bit of the PWMxCON register.

24.1.3 PWM PERIOD

The PWM period is specified by the T2PR register of Timer2. The PWM period can be calculated using the formula of Equation 24-1. It is required to have Fosc/4 as clock input to Timer2/4/6 for correct PWM operation.

EQUATION 24-1: PWM PERIOD

PWM Pe	$riod = [(T2PR) + 1] \bullet 4 \bullet TOSC \bullet$
	(TMR2 Prescale Value)
Note:	Tosc = 1/Fosc

When T2TMR is equal to T2PR, the following three events occur on the next increment cycle:

- T2TMR is cleared
- The PWM output is active. (Exception: When the PWM duty cycle = 0%, the PWM output will remain inactive.)
- The PWMxDCH and PWMxDCL register values are latched into the buffers.

Note: The Timer2 postscaler has no effect on the PWM operation.

24.1.4 PWM DUTY CYCLE

The PWM duty cycle is specified by writing a 10-bit value to the PWMxDCH and PWMxDCL register pair. The PWMxDCH register contains the eight MSbs and the PWMxDCL<7:6>, the two LSbs. The PWMxDCH and PWMxDCL registers can be written to at any time.

Equation 24-2 is used to calculate the PWM pulse width.

Equation 24-3 is used to calculate the PWM duty cycle ratio.

EQUATION 24-2: PULSE WIDTH

 $Pulse Width = (PWMxDCH:PWMxDCL<7:6>) \bullet$

TOSC • (TMR2 Prescale Value)

Note: Tosc = 1/Fosc

EQUATION 24-3: DUTY CYCLE RATIO

 $Duty Cycle Ratio = \frac{(PWMxDCH:PWMxDCL<7:6>)}{4(T2PR+1)}$

The 8-bit timer T2TMR register is concatenated with the two Least Significant bits of 1/Fosc, adjusted by the Timer2 prescaler to create the 10-bit time base. The system clock is used if the Timer2 prescaler is set to 1:1.

24.1.9 SETUP FOR PWM OPERATION USING PWMx PINS

The following steps should be taken when configuring the module for PWM operation using the PWMx pins:

- 1. Disable the PWMx pin output driver(s) by setting the associated TRIS bit(s).
- 2. Clear the PWMxCON register.
- 3. Load the T2PR register with the PWM period value.
- 4. Load the PWMxDCH register and bits <7:6> of the PWMxDCL register with the PWM duty cycle value.
- 5. Configure and start Timer2:
 - Clear the TMR2IF interrupt flag bit of the respective PIR register. See Note 1 below.
 - Select the timer clock source to be as Fosc/4 using the TxCLK register. This is required for correct operation of the PWM module.
 - Configure the CKPS bits of the T2CON register with the Timer2 prescale value.
 - Enable Timer2 by setting the ON bit of the T2CON register.
- Enable PWM output pin and wait until Timer2 overflows, TMR2IF bit of the respective PIR register is set. See note below.
- 7. Enable the PWMx pin output driver(s) by clearing the associated TRIS bit(s) and setting the desired pin PPS control bits.
- 8. Configure the PWM module by loading the PWMxCON register with the appropriate values.
 - **Note 1:** In order to send a complete duty cycle and period on the first PWM output, the above steps must be followed in the order given. If it is not critical to start with a complete PWM signal, then move Step 8 to replace Step 4.
 - **2:** For operation with other peripherals only, disable PWMx pin outputs.

24.1.10 SETUP FOR PWM OPERATION TO OTHER DEVICE PERIPHERALS

The following steps should be taken when configuring the module for PWM operation to be used by other device peripherals:

- 1. Disable the PWMx pin output driver(s) by setting the associated TRIS bit(s).
- 2. Clear the PWMxCON register.
- 3. Load the T2PR register with the PWM period value.
- Load the PWMxDCH register and bits <7:6> of the PWMxDCL register with the PWM duty cycle value.
- 5. Configure and start Timer2:
 - Clear the TMR2IF interrupt flag bit of the respective PIR register. See Note 1 below.
 - Select the timer clock source to be as Fosc/4 using the TxCLK register. This is required for correct operation of the PWM module.
 - Configure the CKPS bits of the T2CON register with the Timer2 prescale value.
 - Enable Timer2 by setting the ON bit of the T2CON register.
- 6. Enable PWM output pin:
 - Wait until Timer2 overflows, TMR2IF bit of the respective PIR register is set. See Note 1 below.
- 7. Configure the PWM module by loading the PWMxCON register with the appropriate values.

Note 1: In order to send a complete duty cycle and period on the first PWM output, the above steps must be included in the setup sequence. If it is not critical to start with a complete PWM signal on the first output, then step 6 may be ignored.

R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1
P8TSEL<1:0>		P7TSEL<1:0>		P6TSE	P6TSEL<1:0>		:L<1:0>
bit 7						·	bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7-6	11 = PWM8 10 = PWM8	PWM8 Time based on TMR based on TMR based on TMR ed	6 4	S			
bit 5-4	P7TSEL<1:0>: PWM7 Timer Selection bit 11 = PWM7 based on TMR6 10 = PWM7 based on TMR4 01 = PWM7 based on TMR2 00 = Reserved			S			
bit 3-2	P6TSEL<1:0>: PWM6 Timer Selection bi 11 = PWM6 based on TMR6 10 = PWM6 based on TMR4 01 = PWM6 based on TMR2 00 = Reserved			S			
bit 1-0	P5TSEL<1:0> 11 = PWM5 b 10 = PWM5 b	PWM5 Time based on TMR6 based on TMR4 based on TMR2	5 4	s			

REGISTER 24-2: CCPTMRS1: CCP TIMERS CONTROL REGISTER 1

25.6.3 PERIOD AND DUTY CYCLE MODE

In Duty Cycle mode, either the duty cycle or period (depending on polarity) of the SMT1_signal can be acquired relative to the SMT clock. The CPW register is updated on a falling edge of the signal, and the CPR register is updated on a rising edge of the signal, along with the SMT1TMR resetting to 0x0001. In addition, the GO bit is reset on a rising edge when the SMT is in Single Acquisition mode. See Figure 25-6 and Figure 25-7.

REGISTER 27-3: CLCxSEL0: GENERIC CLCx DATA 0 SELECT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	—	D1S<5:0>					
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'

bit 5-0 D1S<5:0>: CLCx Data1 Input Selection bits See Table 27-1.

REGISTER 27-4: CLCxSEL1: GENERIC CLCx DATA 1 SELECT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
—	-		D2S<5:0>					
bit 7							bit 0	

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'

bit 5-0 D2S<5:0>: CLCx Data 2 Input Selection bits See Table 27-1.

See Table 27-1.

REGISTER 27-5: CLCxSEL2: GENERIC CLCx DATA 2 SELECT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	—			D3S	8<5:0>		
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimplement	ted bit, read as '0'		
u = Bit is unchanged	d	x = Bit is unknown		-n/n = Value at P0	OR and BOR/Value	at all other Resets	
'1' = Bit is set		'0' = Bit is cleared					

bit 7-6 Unimplemented: Read as '0'

bit 5-0 D3S<5:0>: CLCx Data 3 Input Selection bits See Table 27-1.

REGISTER 27-6: CLCxSEL3: GENERIC CLCx DATA 3 SELECT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	—			D4S	8<5:0>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'

bit 5-0 D4S<5:0>: CLCx Data 4 Input Selection bits See Table 27-1.

REGISTER 28-3: NCO1ACCL: NCO1 ACCUMULATOR REGISTER – LOW BYTE

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | ACC | <7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	


bit 7-0 ACC<7:0>: NCO1 Accumulator, Low Byte

REGISTER 28-4: NCO1ACCH: NCO1 ACCUMULATOR REGISTER – HIGH BYTE

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | ACC<1 | 5:8> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |

J S		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ACC<15:8>: NCO1 Accumulator, High Byte



REGISTER 33-5: I2CxBTO: I²C BUS TIMEOUT SELECTION REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
	—	—	—	_		BTO<2:0>	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS = Hardware set HC = Hardware clear


bit 7-3	Unimplemented: Read as '0'

bit 2-0


Г

BTO<2:0>: I²C Bus Timeout Selection bits

BTO<2:0>	I ² Cx Bus Timeout Selection
111	CLC4OUT
110	CLC3OUT
101	CLC2OUT
100	CLC1OUT
011	TMR6 post scaled output
010	TMR4 post scaled output
001	TMR2 post scaled output
000	Reserved







CALLW	Subroutine Call Using WREG							
Syntax:	CALLW							
Operands:	None							
Operation:	$(PC + 2) \rightarrow TOS,$ $(W) \rightarrow PCL,$ $(PCLATH) \rightarrow PCH,$ $(PCLATU) \rightarrow PCU$							
Status Affected:	None							
Encoding:	0000 0000 0001 0100							
Description	First, the return address (PC + 2) is pushed onto the return stack. Next, the contents of W are written to PCL; the existing value is discarded. Then, the contents of PCLATH and PCLATU are latched into PCH and PCU, respectively. The second cycle is executed as a NOP instruction while the new next instruction is fetched. Unlike CALL, there is no option to update W, Status or BSR.							
Words:	1							
Cycles:	2							
Q Cycle Activity:								
	Q1	Q2	Q3	Q4				
	Decode	Read WREG	PUSH PC to stack	No operation				
	No operation	No opera- tion	No operation	No operation				
Example:	HERE	CALLW						
Before Instruction PC = address (HERE) PCLATH = 10h PCLATU = 00h W = 06h								
TOS PCLATH = PCLATU =	= 001006 = addres		+ 2)					

CLRF	Clear f						
Syntax:	CLRF f {,a}						
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]						
Operation:	$\begin{array}{l} 000h \rightarrow f \\ 1 \rightarrow Z \end{array}$						
Status Affected:	Z						
Encoding:	0110	101a	ffff	ffff			
	If 'a' is '1', ti GPR bank. If 'a' is '0' a set is enabl in Indexed I mode when tion 41.2.3 Oriented Ir	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the					
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Decode	Read register 'f'	Proce Data		Write egister 'f'			
Example: Before Instruc		FLAG_F	REG, 1				
FLAG_REG = 5Ah After Instruction FLAG_REG = 00h							

TABLE 44-27: TEMPERATURE INDICATOR REQUIREMENTS


Standard Operating Conditions (unless otherwise stated)								
Param No.	Symbol	Characteristic		Min.	Тур†	Max.	Units	Conditions
TS01*	TACQMIN	Minimum ADC Acquisition Time Delay			25	_	μs	
TS02*	Mv	Voltage Sensitivity	High Range	_	-3.684	_	mV/°C	TSRNG = 1
			Low Range	_	-2.456	_	mV/°C	TSRNG = 0


* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

48-Lead Thin Quad Flatpack (PT) - 7x7x1.0 mm Body [TQFP] With Exposed Pad

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





SECTION A-A

	MILLIMETERS					
Dimension	MIN	NOM	MAX			
Number of Leads	Ν	48				
Lead Pitch	е	0.50 BSC				
Overall Height	А	1.20				
Standoff	A1	0.05 - 0.1				
Molded Package Thickness	A2	0.95 1.00 1.05				
Foot Length	L	0.45 0.60 0.75				
Footprint	L1	1.00 REF				
Foot Angle	¢	0° 3.5°		7°		
Overall Width	E	9.00 BSC				
Overall Length	D	9.00 BSC				
Molded Package Width	E1	7.00 BSC				
Molded Package Length	D1	7.00 BSC				
Exposed Pad Width	E2	3.50 BSC				
Exposed Pad Length	D2	3.50 BSC				
Lead Thickness	С	0.09	-	0.16		
Lead Width	b	0.17	0.22	0.27		
Mold Draft Angle Top	α	11° 12° 13°		13°		
Mold Draft Angle Bottom	β	11° 12° 13°				

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-183A Sheet 2 of 2

THE MICROCHIP WEBSITE

Microchip provides online support via our website at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://www.microchip.com/support