

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	44
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 43x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	48-TQFP Exposed Pad
Supplier Device Package	48-TQFP-EP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f55k42-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Table of Contents**

1.0 Device Overview	
2.0 Guidelines for Getting Started with PIC18(L)F26/27/45/46/47/55/56/57K42 Microcontrollers	22
3.0 PIC18 CPU	
4.0 Memory Organization	32
5.0 Device Configuration	63
6.0 Resets	79
7.0 Oscillator Module (with Fail-Safe Clock Monitor)	
8.0 Reference Clock Output Module	109
9.0 Interrupt Controller	113
10.0 Power-Saving Operation Modes	168
11.0 Windowed Watchdog Timer (WWDT)	176
12.0 8x8 Hardware Multiplier	185
13.0 Nonvolatile Memory (NVM) Control	187
14.0 Cyclic Redundancy Check (CRC) Module with Memory Scanner	211
15.0 Direct Memory Access (DMA)	226
16.0 /O Ports	257
17.0 Peripheral Pin Select (PPS) Module	272
18.0 Interrupt-on-Change	283
19.0 Peripheral Module Disable (PMD)	287
20.0 Timer0 Module	296
21.0 Timer1/3/5 Module with Gate Control	302
22.0 Timer2/4/6 Module	317
23.0Capture/Compare/PWM Module	339
24.0 Pulse-Width Modulation (PWM)	352
25.0Signal Measurement Timer (SMT)	359
26.0 Complementary Waveform Generator (CWG) Module	403
27.0 Configurable Logic Cell (CLC)	431
28.0 Numerically Controlled Oscillator (NCO) Module	446
29.0 Zero-Cross Detection (ZCD) Module	456
30.0 Data Signal Modulator (DSM) Module	461
31.0 Universal Asynchronous Receiver Transmitter (UART) With Protocol Support	472
32.0 Serial Peripheral Interface (SPI) Module	510
33.0 I2C Module	542
34.0 Fixed Voltage Reference (FVR)	594
35.0 Temperature Indicator Module	596
36.0 Analog-to-Digital Converter with Computation (ADC2) Module	599
37.0 5-Bit Digital-to-Analog Converter (DAC) Module	637
38.0 Comparator Module	641
39.0 High/Low-Voltage Detect (HLVD)	650
40.0 In-Circuit Serial Programming™ (ICSP™)	658
41.0 Instruction Set Summary	660
42.0 Register Summary	714
43.0 Development Support	731
44.0 Electrical Specifications	
45.0 DC and AC Characteristics Graphs and Tables	
46.0 Packaging Information	

#### 7.2.2.3 Internal Oscillator Frequency Adjustment

The internal oscillator is factory-calibrated. This internal oscillator can be adjusted in software by writing to the OSCTUNE register (Register 7-3).

The default value of the OSCTUNE register is 00h. The value is a 6-bit two's complement number. A value of 1Fh will provide an adjustment to the maximum frequency. A value of 20h will provide an adjustment to the minimum frequency.

When the OSCTUNE register is modified, the oscillator frequency will begin shifting to the new frequency. Code execution continues during this shift. There is no indication that the shift has occurred.

OSCTUNE **does not affect** the LFINTOSC frequency. Operation of features that depend on the LFINTOSC clock source frequency, such as the Power-up Timer (PWRT), WWDT, Fail-Safe Clock Monitor (FSCM) and peripherals, are *not* affected by the change in frequency.

## 7.2.2.4 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is a factory-calibrated 31 kHz internal clock source.

The LFINTOSC is the frequency for the Power-up Timer (PWRT), Windowed Watchdog Timer (WWDT) and Fail-Safe Clock Monitor (FSCM).

The LFINTOSC is enabled through one of the following methods:

- Programming the RSTOSC<2:0> bits of Configuration Word 1 to enable LFINTOSC.
- Write to the NOSC<2:0> bits of the OSCCON1 register during run-time. See Section 7.3, Clock Switching for more information.

## 7.2.2.5 ADCRC

The ADCRC is an oscillator dedicated to the  $ADC^2$  module. The ADCRC oscillator can be manually enabled using the ADOEN bit of the OSCEN register. The ADCRC runs at a fixed frequency of 600 kHz. ADCRC is automatically enabled if it is selected as the clock source for the  $ADC^2$  module.

## 7.4 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the device to continue operating should the external oscillator fail. The FSCM is enabled by setting the FCMEN bit in the Configuration Words. The FSCM is applicable to all external Oscillator modes (LP, XT, HS, ECL/M/H and Secondary Oscillator).

FIGURE 7-9: FSCM BLOCK DIAGRAM



## 7.4.1 FAIL-SAFE DETECTION

The FSCM module detects a failed oscillator by comparing the external oscillator to the FSCM sample clock. The sample clock is generated by dividing the LFINTOSC by 64. See Figure 7-9. Inside the fail detector block is a latch. The external clock sets the latch on each falling edge of the external clock. The sample clock clears the latch on each rising edge of the sample clock. A failure is detected when an entire half-cycle of the sample clock elapses before the external clock goes low.

## 7.4.2 FAIL-SAFE OPERATION

When the external clock fails, the FSCM overwrites the COSC bits to select HFINTOSC (3'b110). The frequency of HFINTOSC would be determined by the previous state of the FRQ bits and the NDIV/CDIV bits. The bit flag OSFIF of the respective PIR register is set. Setting this flag will generate an interrupt if the OSFIE bit of the respective PIR register is also set. The device firmware can then take steps to mitigate the problems that may arise from a failed clock. The system clock will continue to be sourced from the internal clock source until the device firmware successfully restarts the external oscillator and switches back to external operation, by writing to the NOSC and NDIV bits of the OSCCON1 register.

## 7.4.3 FAIL-SAFE CONDITION CLEARING

The Fail-Safe condition is cleared after a Reset, executing a SLEEP instruction or changing the NOSC and NDIV bits of the OSCCON1 register. When switching to the external oscillator or PLL, the OST is restarted. While the OST is running, the device continues to operate from the INTOSC selected in OSCCON1. When the OST times out, the Fail-Safe condition is cleared after successfully switching to the external clock source. The OSCFIF bit should be cleared prior to switching to the external clock source. If the Fail-Safe condition still exists, the OSCFIF flag will again become set by hardware.

		•••	•••	•••	•••	
	-	—	_	-	_	IVTLOCKED <sup>(1,2)</sup>
bit 7						bit 0

#### REGISTER 9-42: IVTLOCK: INTERRUPT VECTOR TABLE LOCK REGISTER

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-1 Unimplemented: Read as '0'

bit 0 IVTLOCKED: IVT Registers Lock bits<sup>(1,2)</sup> 1 = IVTBASE Registers are locked and cannot be written 0 = IVTBASE Registers can be modified by write operations

Note 1: The IVTLOCK bit can only be set or cleared after the unlock sequence in Example 9-1.
2: If IVT1WAY = 1, the IVTLOCK bit cannot be cleared after it has been set. See Register 5-3.

#### REGISTER 9-43: SHADCON: SHADOW CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0
—	—	-	—	—	—	_	SHADLO
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-1 Unimplemented: Read as '0'

bit 0 SHADLO: Interrupt Shadow Register Access Switch bit

0 = Access Main Context for Interrupt Shadow Registers

1 = Access Low-Priority Interrupt Context for Interrupt Shadow Registers

#### 13.1.6.2 Write Verify

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit. Since program memory is stored as a full page, the stored program memory contents are compared with the intended data stored in RAM after the last write is complete.

#### FIGURE 13-10: PROGRAM FLASH MEMORY VERIFY FLOWCHART



#### 13.1.6.3 Unexpected Termination of Write Operation

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed <u>if needed</u>. If the write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation, the WRERR bit will be set which the user can check to decide whether a rewrite of the location(s) is needed.

#### 13.1.6.4 Protection Against Spurious Writes

A write sequence is valid only when both the following conditions are met, this prevents spurious writes which might lead to data corruption.

- The WR bit is gated through the WREN bit. It is suggested to have the WREN bit cleared at all times except during memory writes. This prevents memory writes if the WR bit gets set accidentally.
- 2. The NVM unlock sequence must be performed each time before a write operation.

## 13.2 Device Information Area, Device Configuration Area, User ID, Device ID and Configuration Word Access

When REG<1:0> = 0b01 or 0b11 in the NVMCON1 register, the Device Information Area, the Device Configuration Area, the User IDs, Device ID/ Revision ID and Configuration Words can be accessed. Different access may exist for reads and writes (see Table 13-1).

#### 13.2.1 Reading Access

The user can read from these blocks by setting the REG bits to 0b01 or 0b11. The user needs to load the address into the TBLPTR registers. Executing a TBLRD after that moves the byte pointed to the TABLAT register. The CPU operation is suspended during the read and resumes after. When read access is initiated on an address outside the parameters listed in Table 13-1, the TABLAT register is cleared, reading back '0's.

## 13.2.2 Writing Access

The WREN bit in NVMCON1 must be set to enable writes. This prevents accidental writes to the CONFIG words due to errant (unexpected) code execution. The WREN bit should be kept clear at all times, except when updating the CONFIG words. The WREN bit is not cleared by hardware. The WR bit will be inhibited from being set unless the WREN bit is set.

#### 15.9.5 OVERRUN INTERRUPT

The Overrun Interrupt flag is set if the DMA receives a trigger to start a new message before the current message is completed.

	1 2 3	(4)	6 6	) (8)	9 10	(1) (12)	(3 (4	15	19 f)	13	Rev. 10-000275E 8/11/2016
Instruction Clock											
EN											
SIRQEN											
Source Hardware Trigger -											
DGO-											
DMAxSPTR	(0x100	)	0x101	X	0x100		0x101	X	0x10	0	
DMAxDPTR	(0x200	)	0x201	χ	0x202		0x203	χ	0x20	0	
DMAxSCNT	2		1	_X	2		1	X	2		
DMAxDCNT	4		3	_X	2		1	χ	4		
DMA STATE	IDLE	SR <sup>(1)</sup> D	W <sup>(2)</sup> SR <sup>(1)</sup> DW	/ <sup>(2)</sup>	IDLE	SR <sup>(1)</sup> DW <sup>(2)</sup>	SR <sup>(1)</sup> DW <sup>(2)</sup>		IDLE		
DMAxSCNTIF					1						
DMAxDCNTIF											
DMAxORIF _								1			
	DMAxCON1bits.SM	A = 01									
	DMAxSSA 0x10	00	DMAxDSA	0x200							
	DMAxSSZ 0x2	2	DMAxDSZ	0x20							
Note 1:	SR - Source Re	ead									
2:	DW - Destinatio	on Write									

#### FIGURE 15-9: OVERRUN INTERRUPT

REGIST	ER 15-2: DN	IAxCON1: DN	IAx CONTRO	L REGISTER1				
R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
DMC	DDE<1:0>	DSTP	SMR	SMR<1:0> SI		E<1:0>	SSTP	
bit 7							bit 0	
Legend:								
R = Reada	able bit	W = Writable bit		U = Unimplemen	ted bit, read as '0	,		
u = Bit is u	nchanged	x = Bit is unknow	vn	-n/n = Value at P	OR and BOR/Valu	ue at all other Re	sets	
bit 7-6 bit 5	DMODE<1:0: 11 = Reser 10 = DMAx 01 = DMAx 00 = DMAx DSTP: Destir 1 = SIRQEN 0 = SIRQEN	>: Destination A ved, Do not use DPTR<15:0> is DPTR<15:0> is DPTR<15:0> re nation Counter F I bit is cleared w I bit is not cleared	ddress Mode S decremented a incremented af mains unchang Reload Stop bit yhen Destinatio ed when Destin	election bits ifter each transfe fer each transfer jed after each tra n Counter reload ation Counter rel	er completion completion insfer completio ls loads	n		
bit 4-3	<ul> <li>4-3 SMR[1:0]: Source Memory Region Select bits</li> <li>1x = DMAxSSA&lt;21:0&gt; points to Data EEPROM</li> <li>01 = DMAxSSA&lt;21:0&gt; points to Program Flash Memory</li> <li>00 = DMAxSSA&lt;21:0&gt; points to SER/GPR Data Space</li> </ul>							
bit 2-1	SMODE[1:0] 11 = Reser 10 = DMAx 01 = DMAx 00 = DMAx	: Source Addres ved, Do not use SPTR<21:0> is SPTR<21:0> is SPTR<21:0> re	decremented a incremented af mains unchang	on bits fter each transfe ter each transfer ed after each tra	r completion completion nsfer completio	n		
bit 0	SSTP: Source	e Counter Reloa	ad Stop bit		•			

- 1 = SIRQEN bit is cleared when Source Counter reloads
- 0 = SIRQEN bit is not cleared when Source Counter reloads

#### **REGISTER 15-3: DMAxBUF: DMAx DATA BUFFER REGISTER**

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
BUF7	BUF6	BUF5	BUF4	BUF3	BUF2	BUF1	BUF0
bit 7							bit 0

#### Legend: R = Readable bit

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n/n = Value at POR and BOR/Value at all other Resets	1 = bit is set	0 = bit is cleared	x = bit is unknown u = bit is unchanged	

#### bit 7-0 BUF<7:0>: DMA Internal Data Buffer bits

DMABUF<7:0>

These bits reflect the content of the internal data buffer the DMA peripheral uses to hold the data being moved from the source to destination.

#### REGISTER 15-4: DMAxSSAL: DMAx SOURCE START ADDRESS LOW REGISTER

	-0/0 R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
SSA<7:0>							
bit 7						bit 0	

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n/n = Value at POR and BOR/Value at all other Resets	1 = bit is set	0 = bit is cleared	x = bit is unknown u = bit is unchanged	

#### bit 7-0 SSA<7:0>: Source Start Address bits

#### REGISTER 15-5: DMAxSSAH: DMAx SOURCE START ADDRESS HIGH REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
|         |         |         | SSA     | <15:8>  |         |         |         |
| bit 7   |         |         |         |         |         |         | bit 0   |
|         |         |         |         |         |         |         |         |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n/n = Value at POR and BOR/Value at all other Resets	1 = bit is set	0 = bit is cleared	x = bit is unknown u = bit is unchanged

bit 7-0 SSA<15:8>: Source Start Address bits

### TABLE 17-1: PPS INPUT REGISTER DETAILS

	PPS Input	Default Pin	Register	gister Input Available from Selected P						d POR	Тх						
Peripheral	Register	Selection at POR	Reset Value at POR	PIC18	(L)F26/27	7K42	PIC18(L)F45/46/47K42			PIC18(L)F55/56/57K42							
ADC Conversion Trigger	ADACTPPS	RB4	0b0 1100		В	С	—	В	—	D	—	—	В	—	D	_	_
SPI1 Clock	SPI1SCKPPS	RC3	0b1 0011	_	В	С	_	В	С	_	_	_	В	С	_	_	_
SPI1 Data	SPI1SDIPPS	RC4	0b1 0100	_	В	С	_	В	С	_	_	-	В	С	_	_	—
SPI1 Slave Select	SPI1SSPPS	RA5	0b0 0101	A	—	С	A	—		D	—	A	—	_	D	-	—
I <sup>2</sup> C1 Clock	I2C1SCLPPS	RC3	0b1 0011	_	В	С	_	В	С	_	_	_	В	С	_	_	_
I <sup>2</sup> C1 Data	I2C1SDAPPS	RC4	0b1 0100	_	В	С	_	В	С	_	_	_	В	С	_	_	_
I <sup>2</sup> C2 Clock	I2C2SCLPPS	RB1	0b0 1001	_	В	С	_	В	_	D	_	-	В	_	D	_	—
I <sup>2</sup> C2 Data	I2C2SDAPPS	RB2	0b0 1010		В	С	—	В		D	—	_	В	—	D		—
UART1 Receive	U1RXPPS	RC7	0b1 0111	-	В	С	—	В	С	—	—			С	_	—	F
UART1 Clear To Send	U1CTSPPS	RC6	0b1 0110	_	В	С	—	В	С	-	—	—	—	С	-	-	F
UART2 Receive	U2RXPPS	RB7	0b0 1111	_	В	С	_	В	_	D	_	—	В	_	D	_	_
UART2 Clear To Send	U2CTSPPS	RB6	0b0 1110	—	В	С	—	В	—	D	—	—	В	—	D	—	—

	-	-					
R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R-x	U-0	U-0
GE	GPOL	GTM	GSPM	GGO/DONE	GVAL	—	—
bit 7				·			bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpleme	nted bit, read as	s 'O'	
-n = Value at F	POR	'1' = Bit is set	t	'0' = Bit is cleare	ed	x = Bit is unkr	nown
bit 7	GE: Timerx O If TMRxON = 1 = Timerx 0 = Timerx If TMRxON = This bit	Sate Enable bi <u>1</u> : counting is co is always cour <u>0</u> : t is ignored	t ntrolled by the nting	e Timerx gate fur	nction		
bit 6	<b>GPOL:</b> Times 1 = Timerx 0 = Timerx	rx Gate Polarit gate is active- gate is active-	y bit high (Timerx low (Timerx d	counts when gat	e is high) e is low)		
bit 5	GTM: Timerx 1 = Timerx 0 = Timerx Timerx Gate	Gate Toggle I Gate Toggle m Gate Toggle m Flip Flop Togg	Mode bit node is enable node is disabl les on every i	ed ed and Toggle fli <sub>l</sub> rising edge	p-flop is cleared		
bit 4	<b>GSPM:</b> Time 1 = Timerx 0 = Timerx	rx Gate Single Gate Single Pi Gate Single Pi	Pulse Mode ulse mode is ulse mode is	bit enabled and is co disabled	ontrolling Timer	k gate)	
bit 3	GGO/DONE: 1 = Timerx 0 = Timerx This bit is aut	Timerx Gate S Gate Single Po Gate Single Po tomatically clea	Single Pulse A ulse Acquisition ulse Acquisition ared when Tx	Acquisition Status on is ready, waiti on has complete GSPM is cleared	s bit ng for an edge d or has not bee d.	en started.	
bit 2	GVAL: Timer Indicates the Unaffected by	x Gate Curren current state o y Timerx Gate	t State bit of the Timerx Enable (TMF	gate that could b RxGE)	e provided to T	MRxH:TMRxL	
bit 1-0	Unimplemer	ted: Read as	<b>'</b> 0 <b>'</b>				

#### REGISTER 21-2: TxGCON: TIMERx GATE CONTROL REGISTER

#### TABLE 22-3: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER2

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
TxPR	Timer2 Module Period Register										
TxTMR			Holding Re	gister for the	e 8-bit T2TM	R Register			320*		
TxCON	ON		CKPS<2:0>			OUTP	S<3:0>		338		
TxCLK	_	_	—	_			CS<2:0>		335		
TxRST	—	_	—	_	— RSEL<3:0>						
TxHLT	PSYNC	CPOL	CSYNC		339						

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used for Timer2 module.

\* Page provides register information.

#### 23.3.1 CCPx PIN CONFIGURATION

The software must configure the CCPx pin as an output by clearing the associated TRIS bit and defining the appropriate output pin through the RxyPPS registers. See **Section 17.0 "Peripheral Pin Select (PPS) Module"** for more details.

Note: Clearing the CCPxCON register will force the CCPx compare output latch to the default low level. This is not the PORT I/O data latch.

#### 23.3.2 TIMER1 MODE RESOURCE

In Compare mode, Timer1 must be running in either Timer mode or Synchronized Counter mode. The compare operation may not work in Asynchronous Counter mode.

See Section 21.0 "Timer1/3/5 Module with Gate Control" for more information on configuring Timer1.

Note: Clocking Timer1 from the system clock (Fosc) should not be used in Compare mode. In order for Compare mode to recognize the trigger event on the CCPx pin, TImer1 must be clocked from the instruction clock (Fosc/4) or from an external clock source.

#### 23.3.3 AUTO-CONVERSION TRIGGER

All CCPx modes set the CCP interrupt flag (CCPxIF). When this flag is set and a match occurs, an autoconversion trigger can take place if the CCP module is selected as the conversion trigger source.

Refer to **Section 36.2.5 "Auto-Conversion Trigger"** for more information.

Note: Removing the match condition by changing the contents of the CCPRxH and CCPRxL register pair, between the clock edge that generates the Autoconversion Trigger and the clock edge that generates the Timer1 Reset, will preclude the Reset from occurring

#### 23.3.4 COMPARE DURING SLEEP

Since FOSC is shut down during Sleep mode, the Compare mode will not function properly during Sleep, unless the timer is running. The device will wake on interrupt (if enabled).

#### 23.4 PWM Overview

Pulse-Width Modulation (PWM) is a scheme that provides power to a load by switching quickly between fully ON and fully OFF states. The PWM signal resembles a square wave where the high portion of the signal is considered the ON state and the low portion of the signal is considered the OFF state. The high portion, also known as the pulse width, can vary in time and is defined in steps. A larger number of steps applied, which lengthens the pulse width, also supplies more power to the load. Lowering the number of steps applied, which shortens the pulse width, supplies less power. The PWM period is defined as the duration of one complete cycle or the total amount of on and off time combined.

PWM resolution defines the maximum number of steps that can be present in a single PWM period. A higher resolution allows for more precise control of the pulsewidth time and in turn the power that is applied to the load.

The term duty cycle describes the proportion of the on time to the off time and is expressed in percentages, where 0% is fully off and 100% is fully on. A lower duty cycle corresponds to less power applied and a higher duty cycle corresponds to more power applied.

Figure 23-3 shows a typical waveform of the PWM signal.

#### 23.4.1 STANDARD PWM OPERATION

The standard PWM mode generates a Pulse-Width Modulation (PWM) signal on the CCPx pin with up to ten bits of resolution. The period, duty cycle, and resolution are controlled by the following registers:

- T2PR registers
- T2CON registers
- CCPRxL and CCPRxH registers
- CCPxCON registers

It is required to have Fosc/4 as the clock input to TMR2/4/6 for correct PWM operation. Figure 23-4 shows a simplified block diagram of PWM operation.

Note: The corresponding TRIS bit must be cleared to enable the PWM output on the CCPx pin.

#### FIGURE 23-3: CCP PWM OUTPUT SIGNAL





#### FIGURE 25-6: PERIOD AND DUTY-CYCLE REPEAT ACQUISITION MODE TIMING DIAGRAM

## FIGURE 26-6: SIMPLIFIED CWG BLOCK DIAGRAM (FORWARD AND REVERSE FULL-BRIDGE MODES)







<sup>2:</sup> The **UART** remains in idle while the WUE bit is set.

## 31.18 Transmitting a Break

The UART module has the capability of sending either a fixed length Break period or a software timed Break period. The fixed length Break consists of a Start bit, followed by 12 '0' bits and a Stop bit. The software timed Break is generated by setting and clearing the BRKOVR bit in the UxCON1 register.

To send the fixed length Break, set the SENDB and TXEN bits in the UxCON0 register. The Break sequence is then initiated by a write to UxTXB. The timed Break will occur first, followed by the character written to UxTXB that initiated the Break. The initiating character is typically the Sync character of the LIN specification.

SENB is disabled in the LIN and DMX modes because those modes generate the Break sequence automatically.

The SENDB bit is automatically reset by hardware after the Break Stop bit is complete.

The TXMTIF bit in the UxERRIR register indicates when the transmit operation is active or idle, just as it does during normal transmission. See Figure 31-15 for the timing of the Break sequence.

## 31.19 Receiving a Break

The UART has counters to detect when the RX input remains in the space state for an extended period of time. When this happens, the RXBKIF bit in the UxERRIR register is set.

A Break is detected when the RX input remains in the space state for 11 bit periods for asynchronous and LIN modes, and 23 bit periods for DMX mode.

The user can select to receive the Break interrupt as soon as the Break is detected or at the end of the Break, when the RX input returns to the Idle state. When the RXBIMD bit in the UxCON1 is '1' then RXBKIF is set immediately upon Break detection. When RXBIMD is '0' then RXBKIF is set when the RX input returns to the Idle state.

## 31.20 UART Operation During Sleep

The UART ceases to operate during Sleep. The safe way to wake the device from Sleep by a serial operation is to use the Wake-on-Break feature of the UART. See Section 31.17.3, Auto-Wake-up on Break

## 32.0 SERIAL PERIPHERAL INTERFACE (SPI) MODULE

### 32.1 SPI Module Overview

The SPI (Serial Peripheral Interface) module is a synchronous serial data communication bus that operates in Full-Duplex mode. Devices communicate in a master/slave environment where the master device initiates the communication. A slave device is controlled through a Chip Select known as Slave Select. Example slave devices include serial EEPROMs, shift registers, display drivers, A/D converters, or another  $PIC^{\mathbb{R}}$  device.

The SPI bus specifies four signal connections:

- Serial Clock (SCK)
- Serial Data Out (SDO)
- Serial Data IN (SDI)
- Slave Select (SS)

The SPI interface supports the following modes and features:

- Master mode
- Slave mode
- · Clock Polarity and Edge Select
- · SDI, SDO, and SS Polarity Control
- Separate Transmit and Receive Enables
- · Slave Select Synchronization
- Daisy-chain connection of slave devices
- Separate Transmit and Receive Buffers with 2-byte FIFO and DMA capabilities

Figure 32-1 shows the block diagram of the SPI module.

HS = Hardware set

HC = Hardware clear

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
ADB7	ADB6	ADB5	ADB4	ADB3	ADB2	ADB1	ADB0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	<b>as</b> '0'	
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Rese						other Resets	

## REGISTER 33-17: I2CxADB1: I<sup>2</sup>C ADDRESS DATA BUFFER 1 REGISTER<sup>(1)</sup>

'0' = Bit is cleared

bit 7-0	MODE<2:0> = 00x
	Unused in this mode; bit state is a don't care
	MODE<2:0> = 01x
	ADB<7:1>: 10-bit Address High byte
	Received matching 10-bit high address data
	<b>R/W</b> : Read/not-Write Data bit
	Received read/write value from matching 10-bit high address
	MODE<2:0> = 100
	ADB<7:1>: Address Data byte
	7-bit address value copied to transmit shift register
	R/W: Read/not-Write Data bit
	Read/write value copied to transmit shift register
	Master hardware uses this bit to produce read versus write operations.
	MODE<2:0> = 101
	ADB<7:1>: 10-bit Address High Data byte
	10-bit high address value copied to transmit shift register
	R/W: Read/not-Write Data bit
	Read/write value copied to transmit shift register
	Master hardware uses this bit to produce read versus write operations.
	MODE<2:0> = 11x
	ADB<7:1>: Address Data byte
	7-bit address value copied to transmit shift register
	<b>R/W:</b> Read/not-Write Data bit
	Read/write value copied to transmit shift register
	Master hardware uses this bit to produce read versus write operations
Noto 1:	This register is read only in slave, 7 bit Addressing modes (MODE $< 2:0 > -0.000$ )

This register is read only in slave, 7-bit Addressing modes (MODE<2:0> = 0xx) Note 1:

'1' = Bit is set

## 36.3 ADC Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 36-4. The source impedance (RS) and the internal sampling switch (RSS) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (RSS) impedance varies over the device voltage (VDD), refer to Figure 36-4. Refer to Parameter AD08 mentioned in Table 44-15 for the maximum recommended impedance for analog sources. If the source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an ADC acquisition must be completed before the conversion can be started. To calculate the minimum acquisition time, Equation 36-1 may be used. This equation assumes that 1/2 LSb error is used (4,096 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

## EQUATION 36-1: ACQUISITION TIME EXAMPLE

mptions: Temperature = 50°C and external impedance of 
$$1k\Omega 5.0V VDD$$
  
 $TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient$   
 $= TAMP + TC + TCOFF$   
 $= 2\mu s + TC + [(Temperature - 25°C)(0.05\mu s/°C)]$ 

*The value for TC can be approximated with the following equations:* 

$$V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) = V_{CHOLD} \qquad ;[1] V_{CHOLD} charged to within 1/2 lsb$$

$$V_{APPLIED}\left(1 - e^{\frac{-TG}{RC}}\right) = V_{CHOLD} \qquad ;[2] V_{CHOLD} charge response to V_{APPLIED}$$

$$V_{APPLIED}\left(1 - e^{\frac{-Tc}{RC}}\right) = V_{APPLIED}\left(1 - \frac{l}{(2^{n+1}) - l}\right) \quad \text{; combining [1] and [2]}$$

*Note:* Where n = number of bits of the ADC.

Solving for TC:

Therefore:

Assu

$$Tc = -CHOLD(RIC + RSS + RS) ln(1/8191)$$
  
= -28pF(1k\Omega + 7k\Omega + 1k\Omega) ln(0.0001221)  
= 2.27\mus  
TACQ = 2\mus + 2.27\mus + [(50°C- 25°C)(0.05\mus/°C)]

 $= 5.52 \mu s$ 

**Note 1:** The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is mentioned in Parameter AD08 in Table 44-15. This is required to meet the pin leakage specification.

TABLE 41-1. C	FCODE FIELD DESCRIPTIONS (CONTINUED)
Field	Description
< >	Register bit field
E	In the set of
italics	User defined term (font is courier)

## TABLE 41-1: OPCODE FIELD DESCRIPTIONS (CONTINUED)

## FIGURE 41-1: General Format for Instructions (1/2)

Byte-oriented file register operations	Example Instruction
15         10         9         8         7         0           OPCODE         d         a         f (FILE #)	ADDWF MYREG, W, B
<ul> <li>d = 0 for result destination to be WREG register</li> <li>d = 1 for result destination to be file register (f)</li> <li>a = 0 to force Access Bank</li> <li>a = 1 for BSR to select bank</li> <li>f = 8-bit file register address</li> </ul>	
Byte to Byte move operations (2-word)	
15 12 11 0	MONTER MADEC1 MADEC2
	MOVIF MIREGI, MIREGZ
1111     f (Destination FILE #)	
f = 12-bit file register address	
Byte to Byte move operations (3-word)	
15 4 3 0	
OPCODE FILE #	MOVFFL MYREG1, MYREG2
15 12 11 0	
11111 FILE#	
Bit-oriented file register operations	
15 12 11 9 8 7 0	
OPCODE b (BIT #) a f (FILE #)	BSF MYREG, bit, B
<ul> <li>b = 3-bit position of bit in file register (f)</li> <li>a = 0 to force Access Bank</li> <li>a = 1 for BSR to select bank</li> <li>f = 8-bit file register address</li> </ul>	
Literal operations	
15 8 7 0	
OPCODE k (literal)	MOVLW 7Fh
k = 8-bit immediate value	

ADD	OWFC	ADD W	ADD W and CARRY bit to f						
Synta	ax:	ADDWFC	f {,d {,	a}}					
Oper	ands:	$0 \le f \le 25$ $d \in [0,1]$ $a \in [0,1]$	5						
Oper	ation:	(W) + (f) -	$+$ (C) $\rightarrow de$	est					
Statu	is Affected:	N,OV, C,	DC, Z						
Enco	oding:	0010	00da	ffff	ffff				
Dest	πρισπ.	Add wy, the CARRY flag and data memory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'. If 'a' is '0', the Access Bank is selected If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 41.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal							
Word	ls:	1							
Cycle	es:	1							
QC	ycle Activity:								
	Q1	Q2	Q3		Q4				
	Decode	Read register 'f'	Proce Dat	ess N a de	Vrite to stination				
<u>Exan</u>	nple:	ADDWFC	REG,	0, 1					
	After Instruction CARRY I REG W After Instruction CARRY I REG W	$a_{0}$ bit = 1 = 02h = 4Dh bit = 0 = 02h = 50h							

AND	DLW	A	ND lite	ral with	w		
Synt	ax:	Α	NDLW	k			
Oper	rands:	0	≤ k ≤ 25	5			
Oper	ration:	(\	V).AND.	$k\toW$			
Statu	us Affected:	Ν	, Z				
Enco	oding:	Γ	0000	1011	kk}	ck	kkkk
Description:			he conte -bit literal	nts of W a 'k'. The r	are AN esult i	ID'e s pla	d with the aced in W.
Word	ds:	1					
Cycl	es:	1					
QC	cycle Activity:						
	Q1		Q2	Q3	3		Q4
	Decode	Re	ad literal 'k'	Proce Dat	ess a	W	rite to W
Exar	<u>nple</u> :	A	NDLW	05Fh			
	Before Instruc	tion					
	W	=	A3h				
	After Instruction	on					
	W	=	03h				