

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	44
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 43x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-TQFP Exposed Pad
Supplier Device Package	48-TQFP-EP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f55k42t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIC18(L)F2X/4X/5XK42 FAMILY TYPES
---------	----------------------------

Device	Data Sheet Index	Program Flash Memory (KB)	Data EEPROM (B)	Data SRAM (bytes)	I/O Pins	12-bit ADC ² (ch)	5-bit DAC	Comparator	8-bit/ (with HLT) /16-bit Timer	Window Watchdog Timer (WWDT)	Signal Measurement Timer (SMT)	CCP/10-bit PWM	CWG	NCO	CLC	Zero-Cross Detect	Direct Memory Access (DMA) (ch)	Memory Access Partition	Vectored Interrupts	UART	I ² C/SPI	Peripheral Pin Select	Peripheral Module Disable	Debug ⁽¹⁾
PIC18(L)F24K42	А	16	256	1024	25	24	1	2	3/4	Y	Y	4/4	3	1	4	Υ	2	Υ	Y	2	2/1	Υ	Υ	Ι
PIC18(L)F25K42	Α	32	256	2048	25	24	1	2	3/4	Y	Y	4/4	3	1	4	Υ	2	Y	Y	2	2/1	Υ	Υ	I
PIC18(L)F26K42	В	64	1024	4096	25	24	1	2	3/4	Y	Y	4/4	3	1	4	Υ	2	Υ	Y	2	2/1	Υ	Υ	1
PIC18(L)F27K42	В	128	1024	8192	25	24	1	2	3/4	Y	Y	4/4	3	1	4	Υ	2	Y	Y	2	2/1	Υ	Υ	
PIC18(L)F45K42	В	32	256	2048	36	35	1	2	3/4	Y	Y	4/4	3	1	4	Υ	2	Y	Y	2	2/1	Υ	Υ	1
PIC18(L)F46K42	В	64	1024	4096	36	35	1	2	3/4	Y	Y	4/4	3	1	4	Υ	2	Y	Y	2	2/1	Υ	Υ	1
PIC18(L)F47K42	В	128	1024	8192	36	35	1	2	3/4	Y	Y	4/4	3	1	4	Υ	2	Y	Y	2	2/1	Υ	Υ	1
PIC18(L)F55K42	В	32	256	2048	44	43	1	2	3/4	Y	Y	4/4	3	1	4	Υ	2	Υ	Y	2	2/1	Υ	Υ	I
PIC18(L)F56K42	В	64	1024	4096	44	43	1	2	3/4	Y	Y	4/4	3	1	4	Υ	2	Υ	Y	2	2/1	Υ	Υ	I
PIC18(L)F57K42	В	128	1024	8192	44	43	1	2	3/4	Y	Y	4/4	3	1	4	Υ	2	Υ	Y	2	2/1	Υ	Υ	1

Note 1: I – Debugging integrated on chip.

Data Sheet Index:

Unshaded devices are not described in this document.

DS40001869 PIC18(L)F24/25K42 Data Sheet, 28-Pin **A**:

B:

DS40001919

PIC18(L)F26/27/45/46/47/55/56/57K42 Data Sheet, 28/40/44/48-Pin

For other small form-factor package availability and marking information, visit **http://www.microchip.com/packaging** or contact your local sales office. Note:

EXAMPLE 9-4: SETTING UP VECTORED INTERRUPTS USING XC8

```
// NOTE 1: If IVTBASE is changed from its default value of 0x000008, then the
// "base(...)" argument must be provided in the ISR. Otherwise the vector
// table will be placed at 0x0008 by default regardless of the IVTBASE value.
// NOTE 2: When MVECEN=0 and IPEN=1, a separate argument as "high priority"
// or "low priority" can be used to distinguish between the two ISRs.
// If the argument is not provided, the ISR is considered high priority
// by default.
// NOTE 3: Multiple interrupts can be handled by the same ISR if they are
// specified in the "irq(...)" argument. Ex: irq(IRQ TMR0, IRQ CCP1)
void interrupt(irq(IRQ TMR0), base(0x4008)) TMR0 ISR(void)
{
       PIR3bits.TMR0IF = 0;
                                             // Clear the interrupt flag
       LATCbits.LC0 ^= 1;
                                             // ISR code goes here
}
void interrupt(irq(default), base(0x4008)) DEFAULT ISR(void)
{
       // Unhandled interrupts go here
}
void INTERRUPT Initialize (void)
{
                                            // Enable high priority interrupts
       INTCONObits.GIEH = 1;
                                             // Enable low priority interrupts
       INTCONObits.GIEL = 1;
       INTCONObits.IPEN = 1;
                                             // Enable interrupt priority
       PIE3bits.TMR0IE = 1;
                                            // Enable TMR0 interrupt
       PIE4bits.TMR1IE = 1;
                                             // Enable TMR1 interrupt
       IPR3bits.TMR0IP = 0;
                                             // Make TMR0 interrupt low priority
       // Change IVTBASE if required
       IVTBASEU = 0 \times 00;
                                             // Optional
       IVTBASEH = 0 \times 40;
                                             // Default is 0x0008
       IVTBASEL = 0 \times 08;
}
```

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1		
I2C1RXIP	SPI1IP	SPI1TXIP	SPI1RXIP	DMA1AIP	DMA10RIP	DMA1DCNTIP	DMA1SCNTIP		
bit 7							bit 0		
Legend:									
R = Readab	le bit	W = Writable	e bit	U = Unimplem	ented bit, read	as '0'			
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets									
'1' = Bit is se	'1' = Bit is set '0' = Bit is cleared								
bit 7	I2C1RXIP:	² C1 Receive I	nterrupt Priori	ty bit					
	1 = High pri	iority							
	0 = Low prie	ority							
bit 6	SPI1IP: SPI	1 Transmit Inte	errupt Priority	bit					
	1 = Hign pri	ority							
hit 5		² C1 Transmit I	Interrunt Prior	ity bit					
DIT O	1 = High pri	iority							
	0 = Low pride	ority							
bit 4	SPI1RXIP: S	SPI1 Receive	Interrupt Prior	ity bit					
	1 = High pri	iority							
	0 = Low prie	ority							
bit 3	DMA1AIP: [DMA1 Abort Tr	ansmit Interru	pt Priority bit					
	1 = High pri	iority ority							
hit 2			un Intorrunt D	riority bit					
	1 = High pri	iority	un interrupt i	nonty bit					
	0 = Low prid	ority							
bit 1	DMA1DCNT	IP: DMA1 Des	stination Cour	nt Interrupt Priori	ity bit				
	1 = High pri	iority							
	0 = Low price	ority							
bit 0	DMA1SCNT	TIP: DMA1 So	urce Count Inf	terrupt Priority b	it				
	1 = High pri	iority							
	0 – Low pri	Unity							

REGISTER 9-27: IPR2: PERIPHERAL INTERRUPT PRIORITY REGISTER 2

				••••			
U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	—			BASE<20:16>		
bit 7							bit 0

REGISTER 9-36: IVTBASEU: INTERRUPT VECTOR TABLE BASE ADDRESS UPPER REGISTER

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5 Unimplemented: Read as '0'

bit 4-0 BASE<20:16>: Interrupt Vector Table Base Address bits

REGISTER 9-37: IVTBASEH: INTERRUPT VECTOR TABLE BASE ADDRESS HIGH REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | BASE< | <15:8> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 BASE<15:8>: Interrupt Vector Table Base Address bits

REGISTER 9-38: IVTBASEL: INTERRUPT VECTOR TABLE BASE ADDRESS LOW REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-0/0	R/W-0/0
			BASE	<7:0>			
bit 7							bit 0
Legend:							

9		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 BASE<7:0>: Interrupt Vector Table Base Address bits

13.1.6.2 Write Verify

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit. Since program memory is stored as a full page, the stored program memory contents are compared with the intended data stored in RAM after the last write is complete.

FIGURE 13-10: PROGRAM FLASH MEMORY VERIFY FLOWCHART



13.1.6.3 Unexpected Termination of Write Operation

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed <u>if needed</u>. If the write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation, the WRERR bit will be set which the user can check to decide whether a rewrite of the location(s) is needed.

13.1.6.4 Protection Against Spurious Writes

A write sequence is valid only when both the following conditions are met, this prevents spurious writes which might lead to data corruption.

- The WR bit is gated through the WREN bit. It is suggested to have the WREN bit cleared at all times except during memory writes. This prevents memory writes if the WR bit gets set accidentally.
- 2. The NVM unlock sequence must be performed each time before a write operation.

13.2 Device Information Area, Device Configuration Area, User ID, Device ID and Configuration Word Access

When REG<1:0> = 0b01 or 0b11 in the NVMCON1 register, the Device Information Area, the Device Configuration Area, the User IDs, Device ID/ Revision ID and Configuration Words can be accessed. Different access may exist for reads and writes (see Table 13-1).

13.2.1 Reading Access

The user can read from these blocks by setting the REG bits to 0b01 or 0b11. The user needs to load the address into the TBLPTR registers. Executing a TBLRD after that moves the byte pointed to the TABLAT register. The CPU operation is suspended during the read and resumes after. When read access is initiated on an address outside the parameters listed in Table 13-1, the TABLAT register is cleared, reading back '0's.

13.2.2 Writing Access

The WREN bit in NVMCON1 must be set to enable writes. This prevents accidental writes to the CONFIG words due to errant (unexpected) code execution. The WREN bit should be kept clear at all times, except when updating the CONFIG words. The WREN bit is not cleared by hardware. The WR bit will be inhibited from being set unless the WREN bit is set.

20.0 TIMER0 MODULE

Timer0 module is an 8/16-bit timer/counter with the following features:

- 16-bit timer/counter
- 8-bit timer/counter with programmable period
- Synchronous or asynchronous operation
- Selectable clock sources
- · Programmable prescaler
- · Programmable postscaler
- Operation during Sleep mode
- · Interrupt on match or overflow
- Output on I/O pin (via PPS) or to other peripherals



23.5 Register Definitions: CCP Control

Long bit name prefixes for the CCP peripherals are shown below. Refer to **Section 1.3.2.2 "Long Bit Names**" for more information.

Peripheral	Bit Name Prefix					
CCP1	CCP1					
CCP2	CCP2					
CCP3	CCP3					
CCP4	CCP4					

REGISTER 23-1: CCPxCON: CCPx CONTROL REGISTER

R/W-0/0	U-0	R-x	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
EN	—	OUT	FMT	MODE<3:0>					
bit 7							bit 0		

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7 EN: CC	P Module Enable bit		
1 = CC	CP is enabled		
0 = C	CP is disabled		

- bit 6 Unimplemented: Read as '0'
- bit 5 OUT: CCPx Output Data bit (read-only)
- bit 4 FMT: CCPW (pulse-width) Alignment bit <u>MODE = Capture mode:</u> Unused <u>MODE = Compare mode:</u> Unused
 - MODE = PWM mode:
 - 1 = Left-aligned format
 - 0 = Right-aligned format
- bit 3-0 MODE<3:0>: CCPx Mode Select bits

MODE	Operating Mode	Operation	Set CCPxIF
11xx	PWM	PWM operation	Yes
1011		Pulse output; clear TMR1 ⁽²⁾	Yes
1010	Compara	Pulse output	Yes
1001	Compare	Clear output ⁽¹⁾	Yes
1000		Set output ⁽¹⁾	Yes
0111		Every 16th rising edge of CCPx input	Yes
0110		Every 4th rising edge of CCPx input	Yes
0101	Capture	Every rising edge of CCPx input	Yes
0100		Every falling edge of CCPx input	Yes
0011		Every edge of CCPx input	Yes
0010	Compare	Toggle output	Yes
0001	Compare	Toggle output; clear TMR1 ⁽²⁾	Yes
0000	Disabled		_

Note 1: The set and clear operations of the Compare mode are reset by setting MODE = 4'b0000 or EN = 0.

2: When MODE = 0001 or 1011, then the timer associated with the CCP module is cleared. TMR1 is the default selection for the CCP module, so it is used for indication purpose only.

R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x
			RH<	<7:0>			
bit 7							bit 0
I a manuale							

REGISTER 23-5: CCPRxH: CCPx REGISTER HIGH BYTE

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0	MODE = Capture Mode:
	RH<7:0>: MSB of captured TMR1 value
	MODE = Compare Mode:
	RH<7:0>: MSB compared to TMR1 value
	MODE = PWM Mode && FMT = 0:
	RH<7:2>: Not used
	RH<1:0>: CCPW<9:8> - Pulse-Width MS 2 bits
	MODE = PWM Mode && FMT = 1:
	RH<7:0>: CCPW<9:2> - Pulse-Width MS 8 bits

TABLE 23-4: SUMMARY OF REGISTERS ASSOCIATED WITH CCPx

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCPxCON	EN	-	OUT	FMT	MODE<3:0>				350
CCPxCAP	_	_	_	_	—	—	CTS<	<1:0>	352
CCPRxL	CCPRx<7:0>								352
CCPRxH	CCPRx<15:8>						353		
CCPTMRS0	C4TSE	L<1:0>	C3TSE	L<1:0>	C2TSEL<1:0> C1TSEL<1:0>		L<1:0>	351	

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the CCP module.





27.1 CLCx Setup

Programming the CLCx module is performed by configuring the four stages in the logic signal flow. The four stages are:

- Data selection
- Data gating
- Logic function selection
- Output polarity

Each stage is setup at run time by writing to the corresponding CLCx Special Function Registers. This has the added advantage of permitting logic reconfiguration on-the-fly during program execution.

27.1.1 DATA SELECTION

There are 32 signals available as inputs to the configurable logic. Four 32-input multiplexers are used to select the inputs to pass on to the next stage.

Data selection is through four multiplexers as indicated on the left side of Figure 27-2. Data inputs in the figure are identified by a generic numbered input name.

Table 27-1 correlates the generic input name to the actual signal for each CLC module. The column labeled 'DyS<4:0> Value' indicates the MUX selection code for the selected data input. DyS is an abbreviation for the MUX select input codes: D1S<4:0> through D4S<4:0>.

Data inputs are selected with CLCxSEL0 through CLCxSEL3 registers (Register 27-3 through Register 27-6).

Note: Data selections are undefined at power-up.

29.4 ZCD Interrupts

An interrupt will be generated upon a change in the ZCD logic output when the appropriate interrupt enables are set. A rising edge detector and a falling edge detector are present in the ZCD for this purpose.

The ZCDIF bit of the respective PIR register will be set when either edge detector is triggered and its associated enable bit is set. The INTP enables rising edge interrupts and the INTN bit enables falling edge interrupts. Both are located in the ZCDCON register. Priority of the interrupt can be changed if the IPEN bit of the INTCON register is set. The ZCD interrupt can be made high or low priority by setting or clearing the ZCDIP bit of the respective IPR register.

To fully enable the interrupt, the following bits must be set:

- ZCDIE bit of the respective PIE register
- INTP bit of the ZCDCON register (for a rising edge detection)
- INTN bit of the ZCDCON register (for a falling edge detection)
- GIE bits of the INTCON0 register

Changing the POL bit can cause an interrupt, regardless of the level of the SEN bit.

The ZCDIF bit of the respective PIR register must be cleared in software as part of the interrupt service. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

29.5 Correcting for VCPINV offset

The actual voltage at which the ZCD switches is the reference voltage at the noninverting input of the ZCD op amp. For external voltage source waveforms other than square waves, this voltage offset from zero causes the zero-cross event to occur either too early or too late. When the waveform is varying relative to Vss, then the zero cross is detected too early as the waveform falls and too late as the waveform rises. When the waveform is varying relative to VDD, then the zero cross is detected too late as the waveform rises and too early as the waveform falls. The actual offset time can be determined for sinusoidal waveforms with the corresponding equations shown in Equation 29-2.

EQUATION 29-2: ZCD EVENT OFFSET

When External Voltage Source is relative to Vss:

$$TOFFSET = \frac{\operatorname{asin}\left(\frac{VCPINV}{VPEAK}\right)}{2\pi \bullet Freq}$$

When External Voltage Source is relative to VDD:

$$TOFFSET = \frac{\operatorname{asin}\left(\frac{V_{DD} - V_{CPINV}}{V_{PEAK}}\right)}{2\pi \bullet Freq}$$

This offset time can be compensated for by adding a pull-up or pull-down biasing resistor to the ZCD pin. A pull-up resistor is used when the external voltage source is varying relative to Vss. A pull-down resistor is used when the voltage is varying relative to VDD. The resistor adds a bias to the ZCD pin so that the target external voltage source must go to zero to pull the pin voltage to the VCPINV switching voltage. The pull-up or pull-down value can be determined with the equations shown in Equation 29-3 or Equation 29-4.

EQUATION 29-3: ZCD PULL-UP/DOWN



When External Signal is relative to VDD:

$$R_{PULLDOWN} = \frac{R_{SERIES}(VCPINV)}{(VDD - VCPINV)}$$

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
UxCON0	BRGS	ABDEN	TXEN	RXEN		MODE	<3:0>		498
UxCON1	ON	_	—	WUE	RXBIMD	—	BRKOVR	SENDB	499
UxCON2	RUNOVF	RXPOL	STP	<1:0>	C0EN	TXPOL	FLO•	<1:0>	500
UxERRIR	TXMTIF	PERIF	ABDOVF	CERIF	FERIF	RXBKIF	RXFOIF	TXCIF	501
UxERRIE	TXMTIE	PERIE	ABDOVE	CERIE	FERIE;	RXBKIE	RXFOIE	TXCIE	502
UxUIR	WUIF	ABDIF	_		_	ABDIE			503
UxFIFO	TXWRE	STPMD	TXBE	TXBF	RXIDL	XON	RXBE	RXBF	504
UxBRGL	BRG<7:0>							505	
UxBRGH	BRG<15:8>							505	
UxRXB	RXB<7:0>							506	
UxTXB				TXB·	<7:0>				506
UxP1H			_		_			P1<8>	507
UxP1L				P1<	7:0>				507
UxP2H			_		_			P2<8>	508
UxP2L				P2<	7:0>				508
UxP3H			_		_			P3<8>	509
UxP3L				P3<	7:0>				509
UxTXCHK				TXCH	K<7:0>				510
UxRXCHK				RXCH	K<7:0>				510

TABLE 31-3: SUMMARY OF REGISTERS ASSOCIATED WITH THE UART

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the UART module.

FIGURE 32-7: CLOCKING DETAIL-MASTER MODE, CKE/SMP = 0/0







HS = Hardware set

HC = Hardware clear

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
ADB7	ADB6	ADB5	ADB4	ADB3	ADB2	ADB1	ADB0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
u = Bit is unchanged x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets					

REGISTER 33-17: I2CxADB1: I²C ADDRESS DATA BUFFER 1 REGISTER⁽¹⁾

'0' = Bit is cleared

bit 7-0	MODE<2:0> = 00x
	Unused in this mode; bit state is a don't care
	MODE<2:0> = 01x
	ADB<7:1>: 10-bit Address High byte
	Received matching 10-bit high address data
	R/W : Read/not-Write Data bit
	Received read/write value from matching 10-bit high address
	MODE<2:0> = 100
	ADB<7:1>: Address Data byte
	7-bit address value copied to transmit shift register
	R/W: Read/not-Write Data bit
	Read/write value copied to transmit shift register
	Master hardware uses this bit to produce read versus write operations.
	MODE<2:0> = 101
	ADB<7:1>: 10-bit Address High Data byte
	10-bit high address value copied to transmit shift register
	R/W: Read/not-Write Data bit
	Read/write value copied to transmit shift register
	Master hardware uses this bit to produce read versus write operations.
	MODE<2:0> = 11x
	ADB<7:1>: Address Data byte
	7-bit address value copied to transmit shift register
	R/W: Read/not-Write Data bit
	Read/write value copied to transmit shift register
	Master hardware uses this bit to produce read versus write operations
Noto 1:	This register is read only in slave, 7 bit Addressing modes (MODE $< 2:0 > -0)$

This register is read only in slave, 7-bit Addressing modes (MODE<2:0> = 0xx) Note 1:

'1' = Bit is set

36.6 Computation Operation

The ADC module hardware is equipped with post conversion computation features. These features provide data post-processing functions that can be operated on the ADC conversion result, including digital filtering/averaging and threshold comparison functions.

FIGURE 36-10: COMPUTATIONAL FEATURES SIMPLIFIED BLOCK DIAGRAM



The operation of the ADC computational features is controlled by ADMD <2:0> bits in the ADCON2 register.

The module can be operated in one of five modes:

• **Basic**: In this mode, ADC conversion occurs on single (ADDSEN = 0) or double (ADDSEN = 1) samples. ADIF is set after all the conversion are complete.

• Accumulate: With each trigger, the ADC conversion result is added to accumulator and CNT increments. ADIF is set after each conversion. ADTIF is set according to the calculation mode.

• Average: With each trigger, the ADC conversion result is added to the accumulator. When the RPT number of samples have been accumulated, a threshold test is performed. Upon the next trigger, the accumulator is cleared. For the subsequent tests, additional RPT samples are required to be accumulated.

• **Burst Average**: At the trigger, the accumulator is cleared. The ADC conversion results are then collected repetitively until RPT samples are accumulated and finally the threshold is tested.

• Low-Pass Filter (LPF): With each trigger, the ADC conversion result is sent through a filter. When RPT samples have occurred, a threshold test is performed. Every trigger after that the ADC conversion result is sent through the filter and another threshold test is performed.

The five modes are summarized in Table 36-2 below.

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_			CS<5:0>				
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
u = Bit is und	hanged	x = Bit is unkr	iown	n -n/n = Value at POR and BOR/Value at all other			
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7-6	Unimpleme	nted: Read as ')'				
bit 5-0	CS<5:0>: A	DC Conversion	Clock Select b	oits			
	111111 = F	osc/128					
	111110 = F	osc/126					
	111101 = F	osc/124					
	•						
	•						
	•						
	000000 = F	osc/2					

REGISTER 36-6: ADCLK: ADC CLOCK SELECTION REGISTER

REGISTER 36-7: ADREF: ADC REFERENCE SELECTION REGISTER

U-0	U-0	U-0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0
—	—	—	NREF	—	—	PREF	-<1:0>
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5	Unimplemented: Read as '0'
bit 4	NREF: ADC Negative Voltage Reference Selection bit 1 = VREF- is connected to external VREF- 0 = VREF- is connected to Vss
bit 3-2	Unimplemented: Read as '0'
bit 1-0	PREF: ADC Positive Voltage Reference Selection bits 11 = VREF+ is connected to internal Fixed Voltage Reference (FVR) module 10 = VREF+ is connected to external VREF+ 01 = Reserved 00 = VREF+ is connected to VDD

38.9 CWG1 Auto-Shutdown Source

The output of the comparator module can be used as an auto-shutdown source for the CWG1 module. When the output of the comparator is active and the corresponding WGASxE is enabled, the CWG operation will be suspended immediately (see Section 26.10.1.2 "External Input Source").

38.10 ADC Auto-Trigger Source

The output of the comparator module can be used to trigger an ADC conversion. When the ADACT register is set to trigger on a comparator output, an ADC conversion will trigger when the Comparator output goes high.

38.11 TMR2/4/6 Reset

The output of the comparator module can be used to reset Timer2. When the TxRST register is appropriately set, the timer will reset when the Comparator output goes high.

38.12 Operation in Sleep Mode

The comparator module can operate during Sleep. The comparator clock source is based on the Timer1 clock source. If the Timer1 clock source is either the system clock (FOSC) or the instruction clock (FOSC/4), Timer1 will not operate during Sleep, and synchronized comparator outputs will not operate.

A comparator interrupt will wake the device from Sleep. The CxIE bits of the respective PIE register must be set to enable comparator interrupts.

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
	_	—	—	—		PCH<2:0>	
bit 7							bit 0
Leaend:							

REGISTER 38-4: CMxPCH: COMPARATOR x NON-INVERTING CHANNEL SELECT REGISTER

Legenu.				
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-3	Unimplemented: Read as '0'
bit 2-0	PCH<2:0>: Comparator Non-Inverting Input Channel Select bits
	111 = V SS
	110 = FVR_Buffer2
	101 = DAC_Output
	100 = PCH not connected
	011 = PCH not connected
	010 = PCH not connected
	001 = CxIN1+
	000 = CxIN0+

REGISTER 38-5: CMOUT: COMPARATOR OUTPUT REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R-0/0	R-0/0
—	_	—	—	—	—	C2OUT	C1OUT
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-2	Unimplemented: Read as '0'
---------	----------------------------

bit 1 **C2OUT:** Mirror copy of C2OUT bit

bit 0 C1OUT: Mirror copy of C1OUT bit

TABLE 38-3: SUMMARY OF REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
CMxCON0	EN	OUT	_	POL			HYS	SYNC	648
CMxCON1							INTP	INTN	649
CMxNCH							NCH<2:0>		649
CMxPCH							PCH<2:0>		650
CMOUT	_	_	_	-	_	_	C2OUT	C1OUT	650

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the comparator module.

MO	VF	Move f						
Synt	ax:	MOVF f{	MOVF f {,d {,a}}					
Ope	rands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Ope	ration:	$f \to \text{dest}$						
Statu	is Affected:	N, Z	N, Z					
Enco	oding:	0101	00da ff	ff ffff				
Description: The contents of register 'f' are moved a destination dependent upon the status of 'd'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). Location 'f' can be anywhere in the 256-byte bank. If 'a' is '0', the Access Bank is selecter If 'a' is '1', the BSR is used to select th GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operate in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 41.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Addressing mode whenever for the addressing mode whenever fo				upon the he result is he result is default). here in the ank is selected. ed to select the led instruction action operates Addressing JFh). See Sec- ted and Bit- h Indexed Lit- etails.				
Word	ds:	1						
Cycl	es:	1						
QC	sycle Activity:							
	Q1	Q2	Q3	Q4				
	Decode	Read register 'f'	Process Data	Write W				
<u>Exar</u>	nple:	MOVF RI	EG, 0, 0					
	Before Instruc REG W	tion = 22 = FF	h h					

MO\	/FF	Move f to f						
Synta	ax:	MOVFF f _s	,f _d					
Oper	ands:	$\begin{array}{l} 0 \leq f_s \leq 409 \\ 0 \leq f_d \leq 409 \end{array}$	$\begin{array}{l} 0 \leq f_s \leq 4095 \\ 0 \leq f_d \leq 4095 \end{array}$					
Oper	ation:	$(f_s) \to f_d$						
Statu	is Affected:	None						
Encoding: 1st word (source) 2nd word (destin.)		1100 1111	ffff ffff	ffff ffff	ffff _s ffff _d			
Desc	ription:	The content moved to d Location of in the 4096 FFFh) and can also be FFFh. MOVFF has source and lower 4 Kby 1 through 1 MOVFFL.	The contents of source register ' f_s ' are moved to destination register ' f_d '. Location of source ' f_s ' can be anywhere in the 4096-byte data space (000h to FFFh) and location of destination ' f_d ' can also be anywhere from 000h to FFFh. MOVFF has curtailed the source and destination range to the lower 4 Kbyte space of memory (Banks 1 through 15). For everything else, use					
Word	ls:	2						
Cycle	es:	2 (3)						
QC	ycle Activity:							
	Q1	Q2	Q3	8	Q4			
	Decode	Read register 'f' (src)	Proce Dat	ess a o	No peration			
	Decode	No operation No dummy	No opera	tion re	Write egister 'f' (dest)			

.

Example:	MOVFF	REG1,	REG2
Before Instructio REG1 REG2	on = =	33h 11h	
After Instruction REG1 REG2	= =	33h 33h	

read

After Instruction REG

W

=

=

22h

22h



48-Lead Thin Quad Flatpack (PT) - 7x7x1.0 mm Body [TQFP] With Exposed Pad

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





SECTION A-A

	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX
Number of Leads	Ν		48	
Lead Pitch	е		0.50 BSC	
Overall Height	А	-	-	1.20
Standoff	A1	0.05	-	0.15
Molded Package Thickness	A2	0.95 1.00 1.05		
Foot Length	L	0.45 0.60 0.75		
Footprint	L1	1.00 REF		
Foot Angle	¢	0° 3.5° 7°		
Overall Width	E	9.00 BSC		
Overall Length	D		9.00 BSC	
Molded Package Width	E1		7.00 BSC	
Molded Package Length	D1		7.00 BSC	
Exposed Pad Width	E2		3.50 BSC	
Exposed Pad Length	D2	3.50 BSC		
Lead Thickness	С	0.09	-	0.16
Lead Width	b	0.17	0.22	0.27
Mold Draft Angle Top	α	11° 12° 13°		
Mold Draft Angle Bottom	β	11°	12°	13°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-183A Sheet 2 of 2